DMCA
At-Speed Distributed Functional Testing to Detect Logic and Delay Faults in NoCs
| Citations: | 1 - 0 self |
BibTeX
@MISC{Kakoee_at-speeddistributed,
author = {Mohammad Reza Kakoee and Valeria Bertacco and Senior Member and Luca Benini},
title = {At-Speed Distributed Functional Testing to Detect Logic and Delay Faults in NoCs},
year = {}
}
Share
 |
 |
 |
 |
||
OpenURL
Abstract
Abstract—In this work, we propose a distributed functional test mechanism for NoCs which scales to large-scale networks with general topologies and routing algorithms. Each router and its links are tested using neighbors in different phases. The router under test is in test mode while all other parts of the NoC are operational. We use triple module redundancy (TMR) for the robustness of all testing components that are added into the switch. Experimental results show that our functional test approach can detect stuck-at, short and delay faults in the routers and links. Our approach achieves 100 percent stuck-at fault coverage for the data path and 85 percent for the control paths including routing logic, FIFO’s control path, and the arbiter of a 5 5 router. We also show that our approach is able to detect delay faults in critical control and data paths. Synthesis results show that the area overhead of our test components with TMR support is 20 percent for covering stuck-at, delay, and short-wire faults and 7 percent for covering only stuck-at and delay faults in the 5 5 router. Simulation results show that our online testing approach has an average latency overhead of 3 percent in PARSEC traffic benchmarks on an 8 8 NoC. Index Terms—NoC testing, online testing, delay fault, functional test Ç 1
Keyphrases
delay fault detect logic at-speed distributed functional testing data path percent stuck-at fault coverage large-scale network short-wire fault parsec traffic benchmark functional test critical control tmr support index term noc testing distributed functional test mechanism test mode test component online testing general topology area overhead simulation result different phase average latency overhead control path synthesis result functional test approach triple module redundancy experimental result
