• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Advanced Search Include Citations
Advanced Search Include Citations | Disambiguate

DMCA

Hitting the Memory Wall: Implications of the Obvious (1995)

Cached

  • Download as a PDF

Download Links

  • [ftp.cs.virginia.edu]
  • [www.cs.virginia.edu]
  • [www.cs.ucf.edu]
  • [www.eecs.ucf.edu]
  • [www.cs.ucf.edu]
  • [www.di.unisa.it]
  • [oaj.unsri.ac.id]
  • [www.eecs.ucf.edu]
  • [www.di.unisa.it]
  • [www.researchgate.net]
  • [www.researchgate.net]

  • Save to List
  • Add to Collection
  • Correct Errors
  • Monitor Changes
by Wm. A. Wulf , Sally A. Mckee
Venue:Computer Architecture News
Citations:393 - 1 self
  • Summary
  • Citations
  • Active Bibliography
  • Co-citation
  • Clustered Documents
  • Version History

BibTeX

@ARTICLE{Wulf95hittingthe,
    author = {Wm. A. Wulf and Sally A. Mckee},
    title = {Hitting the Memory Wall: Implications of the Obvious},
    journal = {Computer Architecture News},
    year = {1995},
    volume = {23},
    pages = {20--24}
}

Share

Facebook Twitter Reddit Bibsonomy

OpenURL

 

Abstract

This brief note points out something obvious--- something the authors "knew" without really understanding. With apologies to those who did understand, we offer it to those others who, like us, missed the point. We all know that the rate of improvement in microprocessor speed exceeds the rate of improvement in DRAM memory speed--- each is improving exponentially, but the exponent for microprocessors is substantially larger than that for DRAMs. The difference between diverging exponentials also grows exponentially; so, although the disparity between processor and memory speed is already an issue, downstream someplace it will be a much bigger one. How big and how soon? The answers to these questions are what the authors had failed to appreciate. To get a handle on the answers, consider an old friend--- the equation for the average time to access memory, where t c and t m are the cache and DRAM access times and p is the probability of a cache hit: We want to look at how the average access time changes with technology, so we'll make some conservative assumptions; as you'll see, the specific values won't change the basic conclusion of this note, namely that we are going to hit a wall in the improvement of system performance unless something basic changes. t_avg p t c 1 p-- ( ) t

Keyphrases

memory wall    dram access time    microprocessor speed    basic conclusion    something basic change    dram memory speed    average access time change    conservative assumption    average time    something obvious something    memory speed    access memory    system performance    brief note point    old friend    cache hit    specific value    ll see   

Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University