DMCA
The Design of Dynamically Reconfigurable Datapath Coprocessors (2004)
Cached
Download Links
- [www.dcc.unicamp.br]
- [www.dct.ufms.br]
- [www.dct.ufms.br]
- DBLP
Other Repositories/Bibliography
| Citations: | 6 - 0 self |
BibTeX
@MISC{Huang04thedesign,
author = {Zhining Huang and Sharad Malik and Nahri Moreano and Guido Araujo},
title = {The Design of Dynamically Reconfigurable Datapath Coprocessors},
year = {2004}
}
Share
 |
 |
 |
 |
||
OpenURL
Abstract
This paper presents one such hybrid solution in this space---a relatively simple processor with a dynamically reconfigurable datapath acting as an accelerating coprocessor. This datapath consists of hardwired function units and reconfigurable interconnect. We present a methodology for the design of these solutions and illustrate it with two complete case studies: an MPEG2 coder, and a GSM coder, to show how significant speedups can be obtained using relatively little hardware. This work is part of the MESCAL project, which is geared towards developing design environments for the development of application-specific platforms
Keyphrases
dynamically reconfigurable datapath coprocessors application-specific platform simple processor complete case study accelerating coprocessor design environment significant speedup gsm coder reconfigurable datapath little hardware hybrid solution mescal project mpeg2 coder hardwired function unit reconfigurable interconnect
