• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Advanced Search Include Citations
Advanced Search Include Citations | Disambiguate

DMCA

Simultaneous Multithreading: Maximizing On-Chip Parallelism (1995)

Cached

  • Download as a PDF

Download Links

  • [www.cs.pitt.edu]
  • [www.cs.princeton.edu]
  • [www.cs.utah.edu]
  • [www.cs.utah.edu]
  • [www.cs.utah.edu]
  • [lazowska.cs.washington.edu]
  • [www.cs.princeton.edu]
  • [www.ece.ucdavis.edu]
  • [www.cs.uccs.edu]
  • [paul.rutgers.edu]
  • [www.csd.uoc.gr]
  • [impact.asu.edu]
  • [impact.asu.edu]
  • [impact.asu.edu]
  • [impact.asu.edu]
  • [www.princeton.edu]
  • [www.cs.binghamton.edu]
  • [classes.soe.ucsc.edu]
  • [www.eecs.harvard.edu]
  • [classes.soe.ucsc.edu]
  • [web.cecs.pdx.edu]
  • [web.cecs.pdx.edu]
  • [www.qatar.cmu.edu]
  • [www.qatar.cmu.edu]
  • [web.cecs.pdx.edu]
  • [web.cecs.pdx.edu]
  • [web.cecs.pdx.edu]
  • [web.cecs.pdx.edu]
  • [web.cecs.pdx.edu]
  • [cardit.et.tudelft.nl]
  • [www.researchgate.net]
  • [cs.smith.edu]

  • Save to List
  • Add to Collection
  • Correct Errors
  • Monitor Changes
by Dean M. Tullsen , Susan J. Eggers , Henry M. Levy
Citations:802 - 48 self
  • Summary
  • Citations
  • Active Bibliography
  • Co-citation
  • Clustered Documents
  • Version History

BibTeX

@MISC{Tullsen95simultaneousmultithreading:,
    author = {Dean M. Tullsen and Susan J. Eggers and Henry M. Levy},
    title = { Simultaneous Multithreading: Maximizing On-Chip Parallelism},
    year = {1995}
}

Share

Facebook Twitter Reddit Bibsonomy

OpenURL

 

Abstract

This paper examines simultaneous multithreading, a technique permitting several independent threads to issue instructions to a superscalar’s multiple functional units in a single cycle. We present several models of simultaneous multithreading and compare them with alternative organizations: a wide superscalar, a fine-grain multithreaded processor, and single-chip, multiple-issue multiprocessing architectures. Our results show that both (single-threaded) superscalar and fine-grain multithreaded architectures are limited in their ability to utilize the resources of a wide-issue processor. Simultaneous multithreading has the potential to achieve 4 times the throughput of a superscalar, and double that of fine-grain multithreading. We evaluate several cache configurations made possible by this type of organization and evaluate tradeoffs between them. We also show that simultaneous multithreading is an attractive alternative to single-chip multiprocessors; simultaneous multithreaded processors with a variety of organizations outperform corresponding conventional multiprocessors with similar execution resources. While simultaneous multithreading has excellent potential to increase processor utilization, it can add substantial complexity to the design. We examine many of these complexities and evaluate alternative organizations in the design space.

Keyphrases

simultaneous multithreading    on-chip parallelism    alternative organization    wide superscalar    attractive alternative    single-chip multiprocessor    fine-grain multithreading    excellent potential    substantial complexity    single cycle    present several model    conventional multiprocessor    several independent thread    processor utilization    multiple-issue multiprocessing architecture    wide-issue processor    design space    similar execution resource    several cache configuration    fine-grain multithreaded architecture    superscalar multiple functional unit   

Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University