DMCA
The Need for Fast Communication in Hardware-Based Speculative Chip Multiprocessors (1999)
Cached
Download Links
- [chooyu.cs.uiuc.edu]
- [iacoma.cs.uiuc.edu]
- [iacoma.cs.uiuc.edu]
- DBLP
Other Repositories/Bibliography
| Venue: | IN INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT |
| Citations: | 27 - 0 self |
BibTeX
@INPROCEEDINGS{Krishnan99theneed,
author = {Venkata Krishnan and Josep Torrellas},
title = {The Need for Fast Communication in Hardware-Based Speculative Chip Multiprocessors},
booktitle = {IN INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT},
year = {1999},
publisher = {}
}
Share
 |
 |
 |
 |
||
OpenURL
Abstract
Chip-multiprocessor (CMP) architectures are a promising design alternative to exploit the everincreasing number of transistors that can be put on a die. To deliver high performance on applications that cannot be easily parallelized, CMPs can use additional support for speculatively executing the possibly data-dependent threads of an application. For cross-thread dependences that must be handled dynamically, the threads can be made to synchronize and communicate either at the register level or at the memory level. In the past, it has been unclear whether the higher hardware cost of register-level communication is cost-effective. In this paper, we show that the wide-issue dynamic processors that will soon populate CMPs, make fast communication a requirement for high performance. Consequently, we propose an effective hardware mechanism to support communication and synchronization of registers between on-chip processors. Our scheme adds enough support to enable register-level communication without specializing the architecture toward speculation much. Finally, our scheme allows the system to achieve near ideal performance.
Keyphrases
fast communication hardware-based speculative chip multiprocessor register-level communication high performance hardware cost on-chip processor enough support memory level wide-issue dynamic processor cross-thread dependence ideal performance additional support register level promising design alternative effective hardware mechanism data-dependent thread
