DMCA
Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory
Cached
Download Links
| Citations: | 50 - 1 self |
BibTeX
@MISC{Baugh_usinghardware,
author = {Lee Baugh and Naveen Neelakantam and Craig Zilles},
title = {Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory},
year = {}
}
Share
 |
 |
 |
 |
||
OpenURL
Abstract
We demonstrate how fine-grained memory protection can be used in support of transactional memory systems: first showing how a software transactional memory system (STM) can be made strongly atomic by using memory protection on transactionally-held state, then showing how such a strongly-atomic STM can be used with a bounded hardware TM system to build a hybrid TM system in which zero-overhead hardware transactions may safely run concurrently with potentially-conflicting software transactions. We experimentally demonstrate how this hybrid TM organization avoids the common-case overheads associated with previous hybrid TM proposals, achieving performance rivaling an unbounded HTM system without the hardware complexity of ensuring completion of arbitrary transactions in hardware. As part of our findings, we identify key policies regarding contention management within and across the hardware and software TM components that are key to achieving robust performance with a hybrid TM. 1.
Keyphrases
hardware memory protection strongly-atomic hybrid transactional memory zero-overhead hardware transaction arbitrary transaction hardware complexity common-case overhead key policy robust performance hybrid tm potentially-conflicting software transaction hybrid tm organization hybrid tm system software tm component previous hybrid tm proposal contention management hardware tm system transactional memory system fine-grained memory protection software transactional memory system transactionally-held state unbounded htm system strongly-atomic stm memory protection
