DMCA
Hardware-Software Co-Design of Embedded Reconfigurable Architectures (2000)
Cached
Download Links
- [www.sigda.org]
- [www.cs.york.ac.uk]
- [www.cs.york.ac.uk]
- DBLP
Other Repositories/Bibliography
| Citations: | 83 - 2 self |
BibTeX
@MISC{Li00hardware-softwareco-design,
author = {Yanbing Li and Tim Callahan and Ervan Darnell and Randolph Harr and Uday Kurkure and Jon Stockwood},
title = {Hardware-Software Co-Design of Embedded Reconfigurable Architectures},
year = {2000}
}
Share
 |
 |
 |
 |
||
OpenURL
Abstract
In this paper we describe a new hardware/software partitioning approach for embedded reconfigurable architectures consisting of a general-purpose processor (CPU), a dynamically reconfigurable datapath (e.g. an FPGA), and a memory hierarchy. We have developed a framework called Nimble that automatically compiles system-level applications specified in C to executables on the target platform. A key component of this framework is a hardware/software partitioning algorithm that performs finegrained partitioning (at loop and basic-block levels) of an application to execute on the combined CPU and datapath. The partitioning algorithm optimizes the global application execution time, including the software and hardware execution times, communication time and datapath reconfiguration time. Experimental results on real applications show that our algorithm is effective in rapidly finding close to optimal solutions.
Keyphrases
embedded reconfigurable architecture hardware-software co-design general-purpose processor basic-block level target platform memory hierarchy communication time optimal solution hardware execution time global application execution time reconfigurable datapath system-level application key component real application new hardware software experimental result hardware software reconfiguration time
