• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Advanced Search Include Citations
Advanced Search Include Citations

DMCA

Local reasoning and dynamic framing for the composite pattern and its clients (2010)

Cached

  • Download as a PDF

Download Links

  • [software.imdea.org]
  • [www.cs.stevens-tech.edu]
  • [www.cs.stevens-tech.edu]
  • [www.cs.stevens.edu]
  • [www.cs.stevens-tech.edu]
  • [www.cs.stevens-tech.edu]
  • [www.cs.stevens-tech.edu]
  • [www.cs.stevens.edu]
  • [www.cs.stevens-tech.edu]
  • [www.cs.stevens.edu]
  • [www.cs.stevens.edu]
  • [www.cs.stevens.edu]
  • [www.cs.stevens-tech.edu]
  • [www.cs.stevens-tech.edu]
  • [www.cs.stevens.edu]

  • Save to List
  • Add to Collection
  • Correct Errors
  • Monitor Changes
by Stan Rosenberg , Anindya Banerjee , David A Naumann
Venue:In VSTTE
Citations:8 - 3 self
  • Summary
  • Citations
  • Active Bibliography
  • Co-citation
  • Clustered Documents
  • Version History

BibTeX

@INPROCEEDINGS{Rosenberg10localreasoning,
    author = {Stan Rosenberg and Anindya Banerjee and David A Naumann},
    title = {Local reasoning and dynamic framing for the composite pattern and its clients},
    booktitle = {In VSTTE},
    year = {2010}
}

Share

Facebook Twitter Reddit Bibsonomy

OpenURL

 

Abstract

Abstract. The Composite design pattern is an exemplar of specification and verification challenges for sequential object-oriented programs. Region logic is a Hoare logic augmented with state dependent "modifies" specifications based on simple notations for object sets. Using ordinary first order logic assertions, it supports local reasoning and also the hiding of invariants on encapsulated state, in ways similar to separation logic but suited to off-the-shelf SMT solvers. This paper uses region logic to specify and verify a representative implementation of the Composite design pattern. To evaluate efficacy of the specification, it is used in verifications of several sample client programs including one with hiding. Verification is performed using a verifier for region logic built on top of an existing verification condition generator which serves as a front end to an SMT solver.

Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University