Multiscalar Processors

DMCA

Multiscalar Processors (1995)

Cached

Download Links

Other Repositories/Bibliography

DBLP

by Gurindar S. Sohi , Scott E. Breach , T. N. Vijaykumar

Venue:	In Proceedings of the 22nd Annual International Symposium on Computer Architecture
Citations:	588 - 30 self

BibTeX

@INPROCEEDINGS{Sohi95multiscalarprocessors,
    author = {Gurindar S. Sohi and Scott E. Breach and T. N. Vijaykumar},
    title = {Multiscalar Processors},
    booktitle = {In Proceedings of the 22nd Annual International Symposium on Computer Architecture},
    year = {1995},
    pages = {414--425}
}

OpenURL

Abstract

Multiscalar processors use a new, aggressive implementation paradigm for extracting large quantities of instruction level parallelism from ordinary high level language programs. A single program is divided into a collection of tasks by a combination of software and hardware. The tasks are distributed to a number of parallel processing units which reside within a processor complex. Each of these units fetches and executes instructions belonging to its assigned task. The appearance of a single logical register file is maintained with a copy in each parallel processing unit. Register results are dynamically routed among the many parallel pro-cessing units with the help of compiler-generated masks. Memory accesses may occur speculatively without knowledge of preceding loads or stores. Addresses are disambiguated dynamically, many in parallel, and processing waits only for true data dependence. This paper presents the philosophy of the multi scalar paradigm, the structure of multiscalar programs, and the hardware architecture of a multiscalar processor. The paper also discusses performance issues in the mttltiscalar model. and compares the multiscalar paradigm with other paradigms. Experimental results evaluating the performance of a sample of multiscalar organizations are also presented. 1.

Keyphrases

multiscalar processor multi scalar paradigm multiscalar program multiscalar organization mttltiscalar model processor complex memory access true data dependence hardware architecture many parallel pro-cessing unit single logical register file unit fetch compiler-generated mask performance issue parallel processing unit instruction level parallelism large quantity multiscalar paradigm aggressive implementation paradigm register result ordinary high level language program single program experimental result

DMCA