Efficient implementation of digital filters with use of advanced synthesis methods targeted fpga architectures

DMCA

Efficient implementation of digital filters with use of advanced synthesis methods targeted fpga architectures (2005)

Cached

Download Links

[wwwzpt.tele.pw.edu.pl]
[zpt2.tele.pw.edu.pl]

Other Repositories/Bibliography

DBLP

by Mariusz Rawski , Paweł Tomaszewicz , Henry Selvaraj , Tadeusz Łuba

Venue:	in Proc. of Eighth Euromicro Conference on Digital System Design (DSD 2005
Citations:	5 - 2 self

BibTeX

@INPROCEEDINGS{Rawski05efficientimplementation,
    author = {Mariusz Rawski and Paweł Tomaszewicz and Henry Selvaraj and Tadeusz Łuba},
    title = {Efficient implementation of digital filters with use of advanced synthesis methods targeted fpga architectures},
    booktitle = {in Proc. of Eighth Euromicro Conference on Digital System Design (DSD 2005},
    year = {2005},
    pages = {460--466}
}

OpenURL

Abstract

This paper presents an efficient method for implementation of digital filters targeted FPGA architectures. The traditional approach is based on application of general purpose multipliers. However, performance of multipliers implemented in FPGA architectures does not allow to constructs high performance digital filters. In this paper application of distributed arithmetic is demonstrated. Since in this approach general purpose multipliers are replaced by combinational LUT blocks, it is possible to construct digital filters of very high performance. However LUT blocks can be of considerable size thus advanced synthesis methods have to be used to map them efficiently into FPGA resources. In this paper an application of the functional decomposition based synthesis has been investigated. This method is recognised as the best synthesis method targeted FPGA architectures and allows significant improvements in digital filters implementation. The paper presents many examples confirming that decomposition allows reduction of logic cell utilisation of filter implementation based on distributed arithmetic concept with no performance degradation and even increasing it.

Keyphrases

fpga architecture digital filter advanced synthesis method efficient implementation combinational lut block approach general purpose multiplier functional decomposition distributed arithmetic concept filter implementation significant improvement fpga resource considerable size efficient method high performance digital filter implementation paper application lut block performance degradation synthesis method general purpose multiplier construct high performance digital filter logic cell utilisation many example traditional approach

DMCA