• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Advanced Search Include Citations
Advanced Search Include Citations

DMCA

Memory Dependence Prediction using Store Sets (1998)

Cached

  • Download as a PDF

Download Links

  • [www.princeton.edu]
  • [www.cs.utah.edu]
  • [www.cs.utah.edu]
  • [www.cs.utah.edu]
  • [www.crhc.uiuc.edu]
  • [www.cs.binghamton.edu]
  • [www.cs.mtu.edu]
  • [www.cis.upenn.edu]
  • [www.seas.upenn.edu]
  • [www.cis.upenn.edu]
  • [www.cis.upenn.edu]
  • [www.cis.upenn.edu]
  • [www.cis.upenn.edu]
  • [www.cis.upenn.edu]
  • [courses.engr.illinois.edu]
  • [courses.engr.illinois.edu]
  • [classes.soe.ucsc.edu]
  • [courses.engr.illinois.edu]
  • [www.cis.upenn.edu]
  • [www.cis.upenn.edu]
  • [www.eecg.toronto.edu]
  • [www.eecg.toronto.edu]
  • [web.cecs.pdx.edu]
  • [web.cecs.pdx.edu]
  • [web.cecs.pdx.edu]
  • [www.ece.cmu.edu]
  • [web.cecs.pdx.edu]
  • [web.cecs.pdx.edu]
  • [web.cecs.pdx.edu]
  • [web.cecs.pdx.edu]
  • [web.cecs.pdx.edu]
  • [web.cecs.pdx.edu]

  • Other Repositories/Bibliography

  • DBLP
  • Save to List
  • Add to Collection
  • Correct Errors
  • Monitor Changes
by George Z. Chrysos, Joel S. Emer
Citations:211 - 2 self
  • Summary
  • Citations
  • Active Bibliography
  • Co-citation
  • Clustered Documents
  • Version History

BibTeX

@MISC{Chrysos98memorydependence,
    author = {George Z. Chrysos and Joel S. Emer},
    title = {Memory Dependence Prediction using Store Sets},
    year = {1998}
}

Share

Facebook Twitter Reddit Bibsonomy

OpenURL

 

Abstract

For maximum performance, an out-of-order processor must issue load instructions as early as possible, while avoiding memory-order violations with prior store instructions that write to the same memory location. One approach is to use memory dependence prediction to identify the stores upon which a load depends, and communicate that information to the instruction scheduler. We designate the set of stores upon which each load has depended as the load's "store set". The processor can dis- cover and use a load's store set to accurately predict the earliest time the load can safely execute. We show that store sets accurately predict memory dependencies in the context of large instruction window, superscalar machines, and allow for near-optimal performance compared to an instruction scheduler with perfect knowledge of memory dependencies. In addition, we explore the implementation aspects of store sets, and describe a low cost implementation that achieves nearly optimal performance.

Keyphrases

store set    memory dependence prediction    instruction scheduler    memory dependency    superscalar machine    load instruction    out-of-order processor    memory location    large instruction window    implementation aspect    near-optimal performance    maximum performance    prior store instruction    memory-order violation    optimal performance    low cost implementation    perfect knowledge   

Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University