• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Advanced Search Include Citations
Advanced Search Include Citations

DMCA

Approximate storage in solid-state memories (2013)

Cached

  • Download as a PDF

Download Links

  • [homes.cs.washington.edu]
  • [homes.cs.washington.edu]
  • [homes.cs.washington.edu]
  • [adriansampson.net]
  • [adriansampson.net]
  • [homes.cs.washington.edu]
  • [sampa.cs.washington.edu]
  • [research.microsoft.com]
  • [homes.cs.washington.edu]

  • Save to List
  • Add to Collection
  • Correct Errors
  • Monitor Changes
by Adrian Sampson , Jacob Nelson , Karin Strauss , Luis Ceze
Venue:In Proc. Int. Symp. Microarchitecture
Citations:20 - 4 self
  • Summary
  • Citations
  • Active Bibliography
  • Co-citation
  • Clustered Documents
  • Version History

BibTeX

@INPROCEEDINGS{Sampson13approximatestorage,
    author = {Adrian Sampson and Jacob Nelson and Karin Strauss and Luis Ceze},
    title = {Approximate storage in solid-state memories},
    booktitle = {In Proc. Int. Symp. Microarchitecture},
    year = {2013}
}

Share

Facebook Twitter Reddit Bibsonomy

OpenURL

 

Abstract

Memories today expose an all-or-nothing correctness model that incurs significant costs in performance, energy, area, and design complexity. But not all applications need high-precision storage for all of their data structures all of the time. This paper proposes mechanisms that enable applications to store data approximately and shows that doing so can improve the performance, lifetime, or density of solid-state memories. We propose two mechanisms. The first allows errors in multi-level cells by reducing the number of programming pulses used to write them. The second mechanism mit-igates wear-out failures and extends memory endurance by mapping approximate data onto blocks that have exhausted their hardware error correction resources. Simulations show that reduced-precision writes in multi-level phase-change memory cells can be 1.7 × faster on average and using failed blocks can improve array lifetime by 23 % on average with quality loss under 10%.

Keyphrases

solid-state memory    approximate storage    approximate data    reduced-precision writes    memory endurance    second mechanism mit-igates wear-out failure    significant cost    array lifetime    enable application    multi-level cell    design complexity    quality loss    hardware error correction resource    all-or-nothing correctness model    high-precision storage    multi-level phase-change memory cell    failed block    memory today   

Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University