

# Modeling the Impact of Device and Pipeline Scaling on the Soft Error Rate of Processor Elements

Department of Computer Sciences Technical Report 2002-19

Premkishore Shivakumar\*

Stephen W. Keckler\*

\*Department of Computer Sciences  
The University of Texas at Austin  
Austin, TX 78712  
<http://www.cs.utexas.edu/users/cart>

Michael Kistler<sup>†\*</sup>

Doug Burger\*

Lorenzo Alvisi\*

<sup>†</sup>IBM Austin Research Laboratory  
Austin, TX 78660  
<http://www.research.ibm.com/ar1>

## Abstract

*This paper examines the effect of technology scaling and microarchitectural trends on the rate of soft errors in CMOS memory and logic circuits. We describe and validate an end-to-end model that enables us to compute the soft error rates (SER) for existing and future microprocessor-style designs. The model captures the effects of two important masking phenomena, electrical masking and latching-window masking, which inhibit soft errors in combinational logic. We quantify the SER due to high-energy neutrons in SRAM cells, latches, and logic circuits for feature sizes from 600nm to 50nm and clock periods from 16 to 6 fan-out-of-4 inverter delays. Our model predicts that the SER per chip of logic circuits will increase nine orders of magnitude from 1992 to 2011 and at that point will be comparable to the SER per chip of unprotected memory elements. Our result emphasizes that computer system designers must address the risks of soft errors in logic circuits for future designs.*

## 1 Introduction

Two important trends driving microprocessor performance are scaling of device feature sizes and increasing pipeline depths. In this paper we explore how these trends affect the susceptibility of microprocessors to soft errors. Device scaling is the reduction in feature size and voltage levels of the transistors, which improves performance because smaller devices require less current to turn on or off, and thus can be operated at higher frequencies. Pipelining is a microarchitectural technique of dividing instruction processing into stages which can operate concurrently on different instructions. Pipelining improves performance by increasing instruction level parallelism (ILP). Five to eight stage pipelines are quite common, and some recent designs use twenty or more stages [14]. Such designs are commonly referred to as *superpipelined* designs.

Our study focuses on *soft errors*, which are also called transient faults or single-event upsets (SEUs). These are errors in processor execution that are due to electrical noise or external radiation rather than design or manufacturing defects. In particular, we study soft errors caused by high-energy neutrons resulting from cosmic rays colliding with particles in the atmosphere. The existence of cosmic ray radiation has been known for over 50 years, and the capacity for this radiation to create transient faults in semiconductor circuits has been studied since the early 1980s. As a result, most modern microprocessors already incorporate mechanisms for detecting soft errors. These mechanisms are typically focused on protecting memory elements, particularly caches, using error-correcting codes (ECC), parity, and other techniques. Two key reasons for this focus on memory elements are:

1) the techniques for protecting memory elements are well understood and relatively inexpensive in terms of the extra circuitry required, and 2) caches take up a large part, and in some cases a majority, of the chip area in modern microprocessors.

Past research has shown that combinational logic is much less susceptible to soft errors than memory elements [10, 22]. Three phenomena provide combinational logic a form of natural resistance to soft errors: 1) logical masking, 2) electrical masking, and 3) latching-window masking. We develop models for electrical masking and latching-window masking to determine how these are affected by device scaling and superpipelining. Then based on a composite model we estimate the effects of these technology trends on the soft error rate (SER) of combinational logic. Finally using an overall chip area model we compare the SER/chip of combinational logic with the expected trends in SER of memory elements.

The primary contribution of our work is an analysis of the trends in SER for SRAM cells, latches, and combinational logic. Our models predict that by 2011 the soft error rate in combinational logic will be comparable to that of unprotected memory elements. This result is significant because current methods for protecting combinational logic have significant costs in terms of chip area, performance, and/or power consumption in comparison to protection mechanisms for memory elements.

The rest of this paper is organized as follows. Section 2 provides background on the nature of soft errors, and a method for estimating the soft error rate of memory circuits. Section 3 introduces our definition of soft errors in combinational logic, and examines the phenomena that can mask soft errors in combinational logic. Section 4 describes in detail our methodology for estimating the soft error rate in combinational logic. We present our results in Section 5. Section 6 discusses the implications of our analysis and simulations. Section 7 summarizes the related work, and Section 8 concludes the paper.

## 2 Background

### 2.1 Particles that cause soft errors

Cosmic rays are particles that originate from outer space and enter the earth's atmosphere. These particles may collide with other particles in the atmosphere, which may in turn be accelerated toward earth. The final flux of particles that reaches a location on the earth depends on a number of factors, including:

- **Altitude:** Lower altitudes see lower rates of particles. The difference in flux from sea level to 3100m (Leadville, CO) is roughly 13x.
- **Geomagnetic region (GMR):** This factor relates to the shielding from cosmic rays that results from the magnetic field around the earth. This shielding effect is strongest around the equator and weakest at the poles. GMR is a measure of this shielding effect, and is expressed in units of volts. Measurements of GMR have been performed at various locations on the earth, and these measurements range from around 1.0 GV near the poles to as high as 17 GV at the equator.
- **Solar cycle:** Periods of active sun see lower rate of particles, by a factor of around 30%.

In the early 1980s, IBM conducted a series of experiments to measure the particle flux from cosmic rays [36], the rate of flow expressed as the number of particles of a particular energy per square centimeter per second. The graph in Figure 1 presents their findings. All data has been normalized to a sea level location with a GMR of 1.2GV in 1985 (quiet sun period). For our work, the most important aspect of these results is that particles of lower energy occur far more frequently than particles of higher energy. In particular, a one order of magnitude difference in energy can correspond to a two orders of magnitude larger flux for the lower energy particles. As CMOS device sizes decrease, they are more easily affected by these lower energy particles, potentially leading to a much higher rate of soft errors.




Figure 1. Particle flux

This paper investigates the soft error rate of combinational logic caused by atmospheric neutrons with energies greater than 1 mega-electron-volt (MeV). This form of radiation, the result of cosmic rays colliding with particles in the atmosphere, is known to be a significant source of soft errors in memory elements. We do not consider atmospheric neutrons with energy less than 1 MeV since we believe their much lower energies are less likely to result in soft errors in combinational logic. We also do not consider alpha particles, since this form of radiation comes almost entirely from impurities in packaging material, and thus can vary widely for processors within a particular technology generation. The contribution to the overall soft error rate from each of these radiation sources is additive, and thus each component can be studied independently.


## 2.2 Soft errors in memory circuits

High-energy neutrons that strike a sensitive region in a semiconductor device deposit a dense track of electron-hole pairs as they pass through a p-n junction. Some of the deposited charge will recombine to form a very short duration pulse of current at the internal circuit node that was struck by the particle. The magnitude of the collected charge depends on the particle type, physical properties of the device, and the circuit topology. When a particle strikes a sensitive region of an SRAM cell, the charge that accumulates could exceed the minimum charge that is needed to flip the value stored in the cell, resulting in a soft error. The smallest charge that results in a soft error is called the *critical charge* ( $Q_{CRIT}$ ) of the SRAM cell [9]. The rate at which soft errors occur is typically expressed in terms of *Failures In Time* (*FIT*), which measures the number of failures per  $10^9$  hours of operation. A number of studies on soft errors in SRAMs have concluded that the SER for constant area SRAM arrays will increase as device sizes decrease [18, 27, 28], though researchers differ on the rate of this increase.

A method for estimating SER in CMOS SRAM circuits was recently developed by Hazucha & Svensson [13]. This model estimates SER due to atmospheric neutrons (neutrons with energies  $> 1\text{MeV}$ ) for a range of submicron feature sizes. It is based on a verified empirical model for the 600nm technology, which is then scaled to other technology generations. The basic form of this model is:

$$SER \propto F \times A \times \exp\left(-\frac{Q_{CRIT}}{Q_S}\right) \quad (1)$$

where



**Figure 2. Simple model of a pipeline stage**

- $F$  is the neutron flux with energy  $> 1$  MeV, in particles/(cm<sup>2</sup>\*s),
- $A$  is the area of the circuit sensitive to particle strikes, in cm<sup>2</sup>,
- $Q_{CRIT}$  is the critical charge, in fC, and
- $Q_S$  is the charge collection efficiency of the device, in fC

Two key parameters in this model are the critical charge ( $Q_{CRIT}$ ) of the SRAM cell and the charge collection efficiency ( $Q_S$ ) of the circuit.  $Q_{CRIT}$  depends on characteristics of the circuit, particularly the supply voltage and the effective capacitance of the drain nodes.  $Q_S$  is a measure of the magnitude of charge generated by a particle strike. These two parameters are essentially independent, but both decrease with decreasing feature size. From Equation 1 we see that changes in the value of  $Q_{CRIT}$  relative to  $Q_S$  will have a very large impact on the resulting SER. The SER is also proportional to the area of the sensitive region of the device, and therefore it decreases proportional to the square of the device size. Hazucha & Svensson used this model to evaluate the effect of device scaling on the SER of memory circuits. They concluded that SER-per-chip of SRAM circuits should increase at most linearly with decreasing feature size.

### 3 Soft Errors in Combinational Logic

A particle that strikes a p-n junction within a combinational logic circuit can alter the value produced by the circuit. However, a transient change in the value of a logic circuit will not affect the results of a computation unless it is captured in a memory circuit. Therefore, we define a soft error in combinational logic as a transient error in the result of a logic circuit that is subsequently stored in a memory circuit of the processor.

A transient error in a logic circuit might not be captured in a memory circuit because it could be *masked* by one of the following three phenomena:

**Logical masking** occurs when a particle strikes a portion of the combinational logic that is blocked from affecting the output due to a subsequent gate whose result is completely determined by its other input values.

**Electrical masking** occurs when the pulse resulting from a particle strike is attenuated by subsequent logic gates due to the electrical properties of the gates to the point that it does not affect the result of the circuit.


**Latching-window masking** occurs when the pulse resulting from a particle strike reaches a latch, but not at the clock transition where the latch captures its input value.

These masking effects have been found to result in a significantly lower rate of soft errors in combinational logic compared to storage circuits in equivalent device technology [22]. However, these effects could diminish significantly as feature sizes decrease and the number of stages in the processor pipeline increases. Electrical masking could be reduced by device scaling because smaller transistors are faster and therefore may have less attenuation effect on a pulse. Also, deeper processor pipelines allow higher clock rates, meaning the latches in the processor will cycle more frequently, which may reduce latching-window masking.

The datapath of modern processors can be extremely complicated in nature, typically composed of 64 parallel bit lines and divided into 20 or more pipeline stages. We evaluate the effects of electrical and latching-window masking using the simple model for a processor pipeline stage illustrated in Figure 2. This model is just a one-wide chain of homogeneous gates terminating in a level-sensitive latch. For the results presented in this paper we use static NAND gates with a fan-out of 4.

The number of gates in the chain is determined by the degree of pipelining in the microarchitecture, which we characterize by the number of fan-out-of-4 inverter (FO4) gates that can be placed between two latches in a single

pipeline stage. The FO4 metric is technology independent and 1 FO4 roughly corresponds to 360 pico-seconds times the transistor’s drawn gate length in microns [15]. During the last twelve years technology has scaled from 1000nm to 130nm and the amount of logic per pipeline stage has decreased from 84 to 12 FO4 contributing to a total of 60-fold increase in clock frequency in the Intel family of processors. Aggressive pipelining could further reduce this to as few as 6 in five to seven years from now. For a given degree of pipelining, the number of gates in the pipeline stage is the largest number that does not exceed the total delay of the corresponding FO4 chain.



**Figure 3. Circuit diagram of a pipeline latch**

Figure 3 shows the circuit diagram of the latch we used in our simple pipeline model. **NOTE: I THINK WE ACTUALLY USE A LATCH WITHOUT A PASSGATE ... IF SO, WE SHOULD SHOW THIS IN THE FIGURE.** The forward inverter is about 6 times larger than the feedback inverter and the transistors are all of minimum length. We use level sensitive latches in our pipeline model because they occupy less area than edge triggered flip-flops and so are more suitable for superpipelining. They also allow for time borrowing techniques and offer less load to the clock distribution network thus reducing the clock skew in the chip.


## 4 Methodology

In most modern microprocessors, combinational logic and memory elements are constructed from the same basic devices – NMOS and PMOS transistors. Therefore, we can use techniques for estimating the SER in memory elements to assess soft errors in combinational logic. We will also use these techniques directly to compute the SER in memory elements for a range of device sizes, and compare the results to our estimates of SER for combinational logic.


Our methodology for estimating the soft error rate in combinational logic considers the effects of CMOS device scaling and the microarchitectural trend toward increasing depth of processor pipelines. We determine the soft error rate using analytical models for each stage of the pulse from its creation to the time it reaches the latch. Figure 4 shows the various stages the pulse passes through and the corresponding model used to determine the effect on the pulse at that stage. In the first stage the charge generated by the particle strike produces a current pulse, which is then converted into a voltage pulse after traveling through a gate in the logic chain. The electrical masking model simulates the degradation of the pulse as it travels through the gates of the logic circuit. Finally a model for the latching window determines the probability that the pulse is successfully latched. The remainder of this section describes each of these component models and how they are combined to obtain an estimate for the SER of combinational logic.

### 4.1 Device scaling model

We constructed a set of Spice Level 3 technology models corresponding to the technology generations from the Semiconductor Industry Association (SIA) 1999 technology roadmap [32]. Values for drawn gate length ( $L_{DRAWN}$ ), supply voltage ( $V_{DD}$ ), and oxide thickness ( $TOX$ ) are taken directly from the roadmap. The remaining parameters were obtained using a scaling methodology developed by McFarland [24]. We adjusted McFar-



**Figure 4. Process for determining the Soft Error Rate in a logic chain**



**Figure 5. A current pulse resulting from a particle strike**

land's formula for threshold voltage ( $V_{TH}$ ) slightly to scale better to technologies with very low supply voltages, but all other parameters are based on McFarland's model. Table 1 presents the key characteristics of our CMOS device models.

Technology Generation	600nm	350nm	250nm	180nm	130nm	100nm	70nm	50nm
$L_{DRAWN}$ (nm)	600	350	250	140	90	65	45	32
$V_{DD}$ (V)	5.0	3.3	2.5	1.8	1.5	1.2	0.9	0.6
$TOX$ (nm)	11	7.6	4.0	2.5	1.9	1.5	1.2	0.8
$V_{TH}$ (V)	1.0	0.735	0.596	0.466	0.407	0.344	0.277	0.205

**Table 1. Key Characteristics of CMOS Device Models**

## 4.2 Charge to voltage pulse model

When a particle strikes a sensitive region of a circuit element it produces a current pulse with a rapid rise time, but a more gradual fall time, as illustrated in Figure 5. The shape of the pulse can be approximated by a one-parameter function [9] shown in Equation 2.

$$I(t) \propto \frac{Q}{T} \times \sqrt{\frac{t}{T}} \times \exp\left(-\frac{t}{T}\right) \quad (2)$$

$Q$  refers to the amount of charge collected due to the particle strike. The parameter  $T$  is the time constant for the charge collection process and is a property of the CMOS process used for the device. If  $T$  is large it takes more time for the charge to recombine. If  $T$  is small, the charge recombines rapidly, generating a current pulse with a short duration. The time constant decreases as feature size decreases, and Hazucha & Svensson developed a

method for scaling the time constant based on feature size [13]. The rapid rise of the current pulse is captured in the square root function and the gradual fall of the current pulse is produced by the negative exponential dependence. We determine the value of  $T$  using the empirical formulas shown in Equations 3 and 4 [12].

$$\text{NMOS: } T(g) = \exp(0.9654 \times \log(g) + 5.5481) \quad (3)$$

$$\text{PMOS: } T(g) = \exp(0.8076 \times \log(g) + 5.2043) \quad (4)$$

The current pulse produced by a particle strike results in a voltage pulse at the output node of the device. We use a Spice simulation to determine the rise time, fall time and effective duration of this voltage pulse. The effective duration is the elapsed time the pulse exceeds half the supply voltage. These three values are the final result of this stage and become the input for the next phase, the electrical masking analytical model.

### 4.3 Electrical masking model

Electrical masking is the composition of two electrical effects that reduce the strength of a pulse as it passes through a logic gate. Circuit delays caused by the switching time of the transistors cause the rise and fall time of the pulse to increase. Also, the amplitude of a pulse with short duration may decrease since the gate may start to turn off before the output reaches its full amplitude. The combination of these two effects reduces the duration of a pulse, making it less likely to cause a soft error. The effect cascades from one gate to the next because at each gate the slope decreases and hence the amplitude also decreases.

We constructed a model for electrical masking by combining two existing models. We use the Horowitz rise and fall time model [16] to determine the rise and fall time of the output pulse, and the Logical Delay Degradation Effect Model [3] to determine the amplitude, and hence the duration, of the output pulse.

**Horowitz rise and fall time model:** The Horowitz model calculates the rise and fall time of the output pulse based on the the input rise and fall time, the CMOS model parameters, and the gate switching voltages. In this model, the delay of a gate is defined as the time between the input reaching the switching voltage of the gate and the output reaching the switching voltage of the following gate. Since our model of a logic chain consists of a string of homogeneous gates, we use a simplified form of the Horowitz model that uses a single switching voltage.

For a rising input with a rise time of  $t_{\text{rise}}$ , the delay of a gate is given by Equation 5.

$$\text{delay}_{\text{rise}} = t_f \times \sqrt{(\log(V_{SW}))^2 + 2 t_{\text{rise}} b \frac{1 - V_{SW}}{t_f}} \quad (5)$$

where

- $t_f$  is the output time constant (assuming a step input),
- $V_{SW}$  is the switching voltage of the inverter (as a fraction of the maximum voltage),
- $b$  is the fraction of the swing in which the input affects the output (we used  $b = 0.5$ ).

For a falling input with a fall time of  $t_{\text{fall}}$ , the delay of a gate is given by Equation 6.


$$\text{delay}_{\text{fall}} = t_f \times \sqrt{(\log(1 - V_{SW}))^2 + 2 t_{\text{fall}} b \frac{V_{SW}}{t_f}} \quad (6)$$

In this case we used  $b = 0.4$ .

The gate switching voltages are determined using an iterative bisection method. This procedure adjusts the switching voltages until the rise and fall times predicted by the model are within 15% of values obtained from Spice simulations. Table 2 shows the switching voltages determined using this procedure for the fan-out-of-four NAND gate used in the experiments.

Technology Generation	600nm	350nm	250nm	180nm	130nm	100nm	70nm	50nm
$V_{rise}$ (V)	0.1563	0.50	0.375	0.3125	0.3125	0.375	0.375	0.375
$V_{fall}$ (V)	0.25	0.25	0.25	0.25	0.25	0.25	0.25	0.25

**Table 2. Switching Voltage of the gates**



**Figure 6. The Delay Degradation Effect**

**Delay degradation model:** Delay degradation occurs when an input transition occurs before the gate has completely switched from its previous transition. When this occurs, the gate switches in the opposite direction before reaching the peak amplitude of the input pulse, thus degrading the amplitude of the output pulse. We use the “Delay Degradation Model” proposed and validated by Bellido-Diaz *et al.* [3] to determine how a voltage pulse degrades as it passes through a logic gate. This model determines the amplitude of the output pulse based on the time between the output transition and the next input transition, and the time needed for the gate to switch fully.

Figure 6 illustrates how the Delay Degradation Effect occurs. The output pulse does not start to rise until the input crosses the *fall switching voltage* ( $V_{SWFALL}$ ) of the gate. This time is indicated in the figure by ( $t_{delay}$ ). Due to this delay, the slope of the rising edge of the output pulse is less than the slope of the falling edge of the input pulse. A similar effect decreases the slope of the falling edge of the output pulse, resulting in an output pulse with a shorter duration than the input pulse. When the input pulse crosses the *rise switching voltage* ( $V_{SWRISE}$ ) it induces the output to make the opposite transition. Since at that time the output has not completely switched, the output amplitude is lower than the input amplitude.

A simple parameter that describes the state of the gate at an input transition is the time that has elapsed since the last input transition. With the knowledge of the time needed by the gate to completely switch for a particular input and the time between two successive input transitions we can quantify the degradation effect. If the time between successive input transitions ( $t$ ) is large enough then the output pulse parameters are independent of  $t$ ; if  $t$  is smaller than the time required by the gate to fully switch in one direction then the output starts to propagate a transition in the opposite direction when the previous one is still switching leading to a reduced propagation delay and hence a narrower output pulse. This has a cascading effect as it passes through successive gates. If  $t$  gets very small then the output may start to switch in the opposite direction even before it crosses the logical threshold and so both transitions become invisible to the following gate. This is referred to as the ‘Inertial Effect’ or ‘pulse filtering’ [3]. We call this ‘electrical masking’ since the pulse disappears due to electrical effects.

$$t_p = t_{p0} \times \left( 1 - \exp\left(\frac{T_0 - T}{\tau}\right) \right) \quad , \text{ where } \quad \tau = \frac{T_{in}}{3} \quad (7)$$



$t_{p0}$  is the propagation delay with zero degradation effect, which we determine using the Horowitz model. The rest of the equation captures the degradation effect. The time between the output transition and the next input transition is  $(T-T_0)$ , and the time needed for the gate to fully switch is proportional to  $\tau$ . These three parameters are illustrated in Figure 6.

#### 4.4 Pulse latching model

Recall that our definition of a soft error in combinational logic requires an error pulse to be captured in a memory circuit. Therefore, in our model a soft error occurs when the error pulse is stored into the level-sensitive latch at the end of a logic chain. We only consider a value to be stored in the latch if it is present and stable when the latch closes, since this value is passed to the next pipeline stage.

When a voltage pulse reaches the input of a latch, we use a Spice simulation to determine if it has sufficient amplitude and duration to be captured by the latch. The simulation is done in two steps. First we determine the pulse start time, the shortest time between the rising edge of the pulse and clock edge for which the pulse could be latched. This is similar to a setup time analysis for the latch, except that the input data waveform has the slope of the pulse at the latch input. The second step is to determine the minimum duration pulse (measured at the threshold voltage) that could be latched. For this step, we position the rising edge of the pulse at the point determined in the first step, and then vary the duration until the minimum value is determined. We studied the nature of the pulse start time and minimum duration using separate experiments and found that the pulse start time is a linear function of the rise time of the pulse, and the minimum duration is a linear function of the rise time and fall time. For example, the pulse start time (in ps) of our pipeline latch in our 600nm technology can be computed as follows:

$$\text{start} = 54.02 + 0.42 \times t_{\text{rise}}$$

and the minimum duration (in ps) is given by


$$\text{duration} = 88.74 + 0.4 \times t_{\text{rise}} + 0.42 \times t_{\text{fall}}$$

By keeping the rise and fall time constant, but varying the duration, the simulation determines the minimum duration (measured at the threshold voltage) pulse that could be latched. If the duration of the pulse at the latch input exceeds this minimum duration, it has the potential to cause a soft error. This method determines if a particle-induced pulse in an otherwise stable, correct input signal is strong enough to be latched. It is also possible that a particle-induced pulse could delay the correct input signal from arriving at the latch input in time to be latched, thus causing an error. This type of error is referred to as a *delay fault*. Due to the complexity of modeling these faults, we have chosen to exclude them from our study. Bernstein found that delay faults are negligible in current technologies due to the common design practice of incorporating a 5%-10% safety margin into the clock cycle [4]. However, such faults could become much more common as clock frequency increases and safety margins are squeezed to increase performance.

In our method for computing SER for combinational circuits, the test to determine if a pulse can be latched is performed very frequently. Therefore, it is important that this test be done efficiently so that run times for the model are reasonable. The pulse start time and minimum duration given by these models correlate very highly with the pulse start time and minimum duration determined from hspice simulations, and therefore allow us to replace an expensive simulation run with a very inexpensive calculation without significant loss in accuracy.

#### 4.5 Latching-window masking model

A latch is only vulnerable to a soft error during a small window around its closing clock edge. The size of this *latching window* is simply the minimum duration pulse that can be latched, which depends on the pulse rise and fall time. A pulse that is present at the latch input throughout the entire latching window will be latched and causes a soft error. If a pulse partially overlaps the latching window, there is the possibility that it may also



**Figure 7. Latching Window Masking**

cause a soft error, since it could prevent the data from satisfying the latch setup and hold time requirements. We believe this is a secondary effect and therefore we have ignored it in our model. This simplification results in a more conservative estimate of SER. Figure 7 illustrates our model of latching window masking. Only a pulse that completely overlaps the latching window results in a soft error. If the pulse either arrives after the latching window has opened, terminates before the latching window closes, or does not have sufficient duration to cover the whole window, we assume that the pulse will be masked.

Let  $d$  represent the duration of the pulse on arrival at the latch input at time  $t$ . The pulse arrival time  $t$  can occur at any point in the clock cycle with equal probability. Let  $w$  represent the size of the latching window for this pulse, and let  $c$  represent the clock cycle time. If a latching window for the latch starts after time  $t$  and ends before time  $t + d$ , the pulse is present at the latch input throughout the entire latching window and results in a soft error. Otherwise the pulse is masked and no soft error occurs.

We can determine the probability that the pulse causes a soft error by computing the probability that a randomly placed interval of length  $d$  overlaps a fixed interval of length  $w$  within an overall interval of length  $c$ . This probability is given in by the following equation:

$$\Pr\{\text{soft error}\} = \begin{cases} 0 & \text{if } d < w \\ \frac{d-w}{c} & \text{if } w \leq d \leq c + w \\ 1 & \text{if } d > c + w \end{cases}$$

Note that when  $d < w$ , the probability of a soft error is zero, but this is not an effect of latching window masking, since the pulse does not have sufficient duration to be latched. On the other hand, when the pulse duration exceeds  $c + w$ , it is assured to overlap at least one full latching window of size  $w$  and hence has probability 1 of causing a soft error. Note that a smaller pulse could partially overlap the latching windows in two consecutive clock cycles without fully containing either one. Since pulse arrival times are distributed uniformly at random over the clock cycle, the probability of an error for a pulse with any intermediate duration is a simple linear function between these two endpoints.

#### 4.6 Estimating SER for combinational logic

We assume that the probability of concurrent particle strikes in a single logic chain is negligible, and thus the SER for the circuit is simply the sum of the SER's for a particle strike at each gate in the logic chain. To compute the SER contribution for a given gate in the logic chain, we simulate a particle strike to the drain of the gate using our charge to voltage pulse model. Then we apply our electrical masking model to determine the characteristics of the voltage pulse when it reaches the latch input. We use the pulse-latching model to determine if the pulse that reaches the latch input has sufficient amplitude and duration to cause a soft error. As in memory circuits, the smallest charge that can generate a pulse that results in a soft error is the critical charge ( $Q_{CRIT}$ ) for the circuit.

In memory circuits, soft errors are essentially deterministic, in that no charge less than  $Q_{CRIT}$  can cause a soft error, and every charge of  $Q_{CRIT}$  or larger results in a soft error with probability 1.0. In combinational logic, we need to consider the probability of latching-window masking when computing SER for combinational logic. This is done by considering a range of charge values. The lower bound of this range is  $Q_{CRIT}$ , and the upper bound of the range is  $Q_{CMAX}$ , the smallest charge that has a probability of 1.0 of being latched according to our latching-window masking model, or which has a probability within epsilon of all greater charge values. Charge values between  $Q_{CRIT}$  and  $Q_{CMAX}$  have the potential to be masked by latching-window masking, but charge values of  $Q_{CMAX}$  or greater always result in a soft error.

To complete the calculation of SER for a given gate in the logic chain, we divide the charge values between  $Q_{CRIT}$  and  $Q_{CMAX}$  into  $m$  equal-size intervals. We used  $m = 20$  for the results presented in this paper; using separate experiments we validated that using a higher granularity has only a marginal effect on the resulting SER estimates. We compute the SER corresponding to each interval using the model of Hazucha & Svensson. The charge collection efficiency  $Q_S$  is determined based on the drawn gate length  $g$  using empirically derived formulas shown in Equations 8 and 9 [12]. All our experiments use a value for the neutron flux of  $F = 0.00565$ , corresponding to sea level in New York City.

$$\text{NMOS: } Q_S(g) = \exp(0.7660 \times \log(g) + 4.3487) \quad (8)$$

$$\text{PMOS: } Q_S(g) = \exp(1.0331 \times \log(g) + 4.1901) \quad (9)$$

Since the Hazucha & Svensson model gives a cumulative SER value, we compute the SER for an interval by subtracting the SER of the right endpoint of the interval from that of the left. The SER for the interval is then weighted by the probability that a soft error occurs as given by our latching-window masking model. The contribution to SER for the gate is then the sum of the weighted SER's for each interval plus the SER for  $Q_{CMAX}$ . This calculation is summarized in Equation 4.6.


$$\text{SER} = \text{SER}(Q_{CMAX}) + \sum_{i=1}^m \text{Pr}\{L_i\} (\text{SER}(L_i) - \text{SER}(R_i))$$

where  $\text{SER}(Q)$  denotes the SER value for charge  $Q$  obtained from Hazucha & Svensson's model,  $L_i$  and  $R_i$  are the left and right endpoints of interval  $i$ , and  $\text{Pr}\{L_i\}$  is the probability that charge  $L_i$  causes a soft error (is not latching-window masked). This computation is illustrated in Figure 8. The contribution of the shaded region to overall SER is the SER for charges greater than  $Q_3$  minus the SER for charges larger than  $Q_2$ , multiplied by the soft error probability associated with charge  $Q_3$ .

## 5 Results

### 5.1 Memory circuits

To validate our technology models, we estimated the SER of a constant area SRAM array using Hazucha & Svensson's model and our CMOS technology parameters. We used hspice simulations to determine  $Q_{CRIT}$  values for each technology. We simulated a current pulse at the drain of one node of the SRAM cell and sampled the cell later to see if the value had changed. Figure 9 presents our results, along with the results of a similar experiment reported by Hazucha and Svensson [13]. Our results show good correlation with those of Hazucha and Svensson; both results show the same basic trend, and the absolute error is less than one order of magnitude for all technologies, which can be attributed to differences in CMOS parameters. The graph shows that the SER increases slightly from 600nm to 50nm, with nearly all the increase occurring by the 180nm technology generation. There are four basic factors that combine to produce this trend. The drain area of each transistor, which is the region



**Figure 8. Computing SER using a range of charges with varying probability of latching.**

sensitive to particle strikes, decreases quadratically as feature size decreases, but since the SRAM array occupies a constant area, the number of bits increases quadratically and offsets this effect. Critical charge also decreases significantly with decreasing feature size, primarily due to lower supply voltage levels, but charge accumulation in the transistor also decreases and effectively offsets the reduction in critical charge.


## 5.2 Individual circuits

The circuits of a modern microprocessor fall into three basic classes: SRAM cells, latches, and combinational logic. We estimated the SER for an individual SRAM cell, latch, and logic chain using methodology described in Section 4. Figure 10 shows the predicted SER by technology and pipeline depths. The x-axis plots the CMOS technology generation, arranged by actual or expected date of adoption, and the y-axis plots the SER for each element on a log scale. The SER of a single SRAM cell declines gradually with decreasing device size, while the SER of a latch stays relatively constant. The SER for a single logic chain shows the most significant change – increasing over five orders of magnitude from 600nm to 50nm. The effect of superpipelining is illustrated by the increasing SER for logic circuits at higher pipeline depths (smaller clock period in FO4 delays) within each technology generation.

	600nm	350nm	250nm	180nm	130nm	100nm	70nm	50nm
logic, 16 FO4s	N/A	736.83	1586.92	864.68	632.80	88.91	150.80	46.11
logic, 4 FO4s	2167.26	599.83	525.94	263.39	198.97	62.23	61.08	24.47
logic, 0 FO4s	1013.73	498.53	262.34	156.20	106.22	46.26	42.93	18.25
latches	276.02	149.01	70.96	41.02	27.24	13.91	11.07	8.18
SRAM	54.26	96.30	48.60	28.52	19.22	13.75	10.47	8.09
QS	52.32	34.62	26.76	20.80	16.21	13.26	10.09	7.80

**Table 3. Critical charge for an SRAM cell/latch/logic chain by technology generation and pipeline depth**

The primary cause of the significant increase in the SER of logic circuits is the reduction in  $Q_{CRIT}$  of logic circuits with decreased feature size. Recall from Equation 1 that the ratio  $-Q_{CRIT}/Q_S$  appears as an exponent in



**Figure 9. SER of a constant area SRAM array**

the empirical model for SER. When this ratio is large, this factor dominates the SER expression, but its influence decreases rapidly as the value of  $Q_{CRIT}$  approaches  $Q_S$ . Figure 11 plots  $Q_{CRIT}$  for SRAM cells, latches, and logic circuits, along with  $Q_S$ , the charge collection efficiency, by technology generation. For combinational logic, the graph shows  $Q_{CRIT}$  values for a particle strike 0, 4, and 16 FO4 gate-delays from the latch. Note that the y-axis of the graph is log-scale. The values shown are for NMOS devices. Since PMOS transistors have lower mobility carriers than NMOS transistors the charge collection efficiency is also lower. The inverse exponential dependence of SER on charge collection efficiency makes the SER contribution of PMOS transistors much lower compared to NMOS transistors.

Recall that the ratio  $Q_{CRIT}/Q_S$  is an exponent in the denominator of Equation 1. When this ratio is large, this factor dominates the SER model and produces a low SER value. When  $Q_{CRIT}/Q_S$  is small, this factor has much less influence on SER, and other factors such as the area of the sensitive region dominate. Figure 12 shows the trend of this ratio with decreasing feature size. Note that all the curves appear to be asymptotically approaching 1.0.

**SRAMs and Latches:** Figure 12 shows that  $Q_{CRIT}/Q_S$  of SRAMs is relatively small for all feature sizes, and decreases monotonically with feature size until 100nm, where it levels off at just over 1.0. As a result, the primary effect of device scaling on the SER of a single SRAM cell is the reduction in sensitive area, leading to gradual downward trend shown in Figure 10. The  $Q_{CRIT}/Q_S$  ratio for latches is larger than for SRAMs at large feature sizes, but  $Q_{CRIT}$  of latches decreases more rapidly than SRAMs with decreasing feature size, and by 130nm has converged to almost the same value as SRAMs. This explains the relatively small change in the SER for a single latch shown in Figure 10. Device scaling in memory elements affects the critical charge and charge collection efficiency almost equally because smaller transistors are more sensitive to a particle strike but have very little sensitive volume for charge collection.

**Combinational Logic:** Figure 11 shows that the  $Q_{CRIT}$  of logic circuits decreases more rapidly with feature size than the  $Q_{CRIT}$  of memory elements. Since the y-axis of this graph is log scale, the actual decline is exponentially greater across this range of feature sizes. From 600nm to 50nm, the  $Q_{CRIT}/Q_S$  ratio decreases by almost a factor of 10 for 0 FO4s of logic, compared to a factor of 5 reduction for latches and a factor of 3.5 reduction for




Figure 10. SER of individual circuits

SRAMs. **CHECK THESE FACTORS** This steep reduction in  $Q_{CRIT}$  is primarily due to quadratic decrease in node capacitance with feature size. Logic transistors are typically wider than transistors used in memory circuits, where density is important, and thus this effect is more pronounced in logic circuits.

Figure 11 also illustrates the effect of electrical masking on the SER of logic circuits. For all feature sizes below 600nm, the  $Q_{CRIT}$  for 16 FO4 logic gates is consistently about twice that of the 0 FO4 circuit, and this difference is the result of degradation of the error pulse as it passes through the 16 FO4 gates. Contrary to our expectations, our results do not show any reduction in this effect with decreasing feature size. We conclude that the primary effect of electrical masking is to screen out marginal pulses; the degradation effect on pulses with sufficient strength to be latched is minimal.

We also performed experiments to determine the effect of technology trends on latching-window masking. We recomputed the SER of combinational logic with the assumption that any charge larger than  $Q_{CRIT}$  will result in a soft error. Then we divided by the original SER value to obtain a ratio that indicates the effect of latching window masking for a given feature size and pipeline depth. Figure 13 presents the results of this analysis. From the graph we can see that for each feature size the latching-window masking effect decreases with decreasing number of gates between latches. This is because at lower clock rates the latching window occupies a smaller fraction of the clock period. For a given pipeline depth latching window masking is only a function of the relative widths of the latching window and the error pulse at the latch. As we go to lower feature sizes latches have much shorter response times and so have smaller latching windows. The error pulse then has more avenues of overlap with the latching window and hence the masking probability is lower. For each pipeline depth the graph drops between 600nm and 50nm confirming the expected trend. These results show a significant decrease in latching-window masking by feature size and consistently lower latching-window masking for higher degrees of pipelining.

### 5.3 Processor SER

Now we determine how soft errors in SRAM cells, latches, and logic circuits contribute to the SER of the entire processor chip for future microprocessor technologies. As feature sizes decrease, the number of transistors that can be placed on a fixed size die increases quadratically, creating significantly greater opportunity for soft errors.




Figure 11. Critical charge for SRAM/latch/logic

Device size	Total	SRAM	Latches	Logic gates
600nm	5.17 M	4.07 M (78.8%)	0.06 M ( 1.2%)	1.03 M (20.0%)
350nm	15.2 M	11.9 M (78.8%)	0.19 M ( 1.2%)	3.04 M (20.0%)
250nm	29.7 M	23.4 M (78.8%)	0.37 M ( 1.3%)	5.95 M (20.0%)
180nm	57.4 M	45.2 M (78.8%)	0.71 M ( 1.3%)	11.4 M (20.0%)
130nm	110 M	86.7 M (78.8%)	1.37 M ( 1.2%)	22.0 M (20.0%)
100nm	186 M	146 M (78.8%)	2.32 M ( 1.2%)	37.2 M (20.0%)
70nm	380 M	299 M (78.8%)	4.75 M ( 1.2%)	76.0 M (20.0%)
50nm	744 M	586 M (78.8%)	9.31 M ( 1.2%)	148 M (20.0%)

Table 4. Transistors per chip for 16 FO4 pipeline using quadratic scaling assumption

Since the rate of soft errors is different in SRAM cells, latches and logic, the SER of the processor will depend on the chip area devoted to each type of device. To estimate the SER of the entire chip we have developed a chip model that describes the transistor decomposition into logic, SRAMs and latches. From the chip model we determine the total number of SRAM bits, latches and logic chains and then scale the per unit SER of each circuit by their number on the chip to obtain the SER/chip.

**Chip Model:** We used the Alpha 21264 microprocessor as the basis for constructing our chip model. The Alpha 21264 was designed for a 350nm process and has 15.2 million transistors on the die [21]. Based on a detailed area analysis of die photos of the Alpha 21264 [20], we concluded that approximately 20% of transistors are in logic circuits and the remaining 80% are in storage elements in the form of latches, caches, branch predictors, and other memory structures. Our chip model applies this basic allocation to all feature sizes. The total number of transistors per chip is scaled quadratically from the baseline Alpha 21264 based on feature size. Table 4 presents the total number of transistors per chip, and the transistors devoted to each circuit class for each technology based on this assumption.

A typical SRAM bit requires 6 transistors, the level sensitive latch we use in our model consists of 6 transistors,




Figure 12. Ratio of critical charge to charge collection efficiency for SRAM/latch/logic

Pipeline depth	SRAM bits	Latches	Logic gates
16 FO4s	1994 K (78.8%)	32 K ( 1.2%)	507 K (20.0%)
12 FO4s	1984 K (78.3%)	42 K ( 1.7%)	507 K (20.0%)
8 FO4s	1963 K (77.5%)	63 K ( 2.5%)	507 K (20.0%)
6 FO4s	1942 K (76.7%)	84 K ( 3.3%)	507 K (20.0%)

Table 5. Chip Model for 350nm device size


and we assume each logic gate also uses 6 transistors. These assumptions are quite realistic and using slightly different values for these numbers will not affect the overall trend noticeably.

The allocation of memory element transistors to SRAM cells and latches depends on the number of latches required by the processor pipeline, which depends on pipeline depth. We allocate one latch for each logic chain, and the remaining memory element transistors are allocated to SRAM cells. Table 5 illustrates how our model allocates transistors to SRAM bits, latches, and logic gates in the 350nm feature size for four pipeline depths. Our chip model is summarized in the following equations:

$$\begin{aligned}
 \text{total\_transistors} &= 15.2 \text{ million} \times \left( \frac{\text{feature\_size}}{350\text{nm}} \right)^2 \\
 \text{logic\_chains} &= \frac{\text{logic\_transistors}}{\text{gates\_per\_logic\_chain} \times \text{transistors\_per\_gate}} \\
 \text{latches} &= \text{logic\_chains} \\
 \text{SRAM\_bits} &= ((\text{total\_transistors} \times .80) - (\text{latches} \times 6))/6
 \end{aligned}$$

**Results:** Using the SER of individual elements shown in the previous section and our chip model, we computed the SER/chip for each class of components for each technology generation and pipeline depth of our study. The





**Figure 13. Effect of latching-window masking**


results are presented in Figure 14. As discussed above, SER/chip of SRAM shows little increase as feature size decreases. To simplify the graph we only plot SRAM data for one pipeline depth. Pipeline depth has no noticeable effect on the SRAM SER/chip, since the percentage of chip area allocated to SRAM changes very little. SER/chip in latches increases only slightly for all pipeline depths, a combined effect of the relatively constant SER/latch and the increasing number of latches at smaller feature sizes. SER/chip of latches increases for deeper pipelines, due solely to the greater number of latches required for deeper pipeline microarchitectures.

SER/chip in combinational logic increases dramatically from 600nm to 50nm, from  $10^{-7}$  to approximately  $10^2$ , or nine orders of magnitude. This is simply the composition of a  $10^6$  increase in SER per individual logic chain and more than 100 times increase in logic chains per chip. At 50nm with 6 FO4 pipeline, the SER per chip of logic exceeds that of latches, and is within two orders of magnitude of the SER per chip of unprotected memory elements. Mainstream microprocessors from Intel [17] and other vendors [20] have employed ECC to reduce SER of SRAM caches at feature sizes of up to 350nm. For processors that use ECC to protect a large portion of the memory elements on the chip, logic will quickly become the dominant source of soft errors.

## 6 Discussion


The primary focus of our study has been to establish the basic trend in SER of combinational logic and the major influences on this trend. Our model considers the effects of device scaling and superpipelining trends, and the corresponding effects on electrical and latching window masking. This section discusses other factors that may also have some influence on SER of combinational logic, but are not considered in our model to simplify the model construction and analysis.

**Circuit Implementations:** We restricted our analysis to static combinational logic circuits and level-sensitive latches. Modern microprocessors frequently employ a diverse set of circuit styles, including dynamic logic, and latched domino logic, and a variety of latches, including edge-triggered flip flops, with different combinations of performance, power, area, and noise margin characteristics. We believe our model could be extended to include these additional circuit styles and latch designs.



**Figure 14. SER/chip for SRAM/latches/logic**

The use of dynamic logic could substantially increase the SER, since each gate has built-in state that can reinforce an error pulse as it travels through a logic chain. Figure 15 shows a NAND gate implemented in latched CMOS domino logic. Note that the cell contains a feedback inverter whose purpose is to hold the value of the output constant. Typically this inverter is designed with a low switching voltage to reduce delay through the circuit, lowering its noise margin and making it more susceptible to soft errors.



**Figure 15. CMOS domino logic : latched version**

We use level sensitive latches in our pipeline model because they occupy less area than edge triggered flip-flops and so are more suitable for superpipelining. They also allow for time borrowing techniques and offer less load to the clock distribution network thus reducing the clock skew in the chip. However, the critical charge for this type of latch is typically smaller than that of a static edge-triggered latch. If we had used an edge-triggered, we expect that the estimated SER for both latches and logic would be reduced.

For superpipelined microarchitectures, latches should be designed to be very fast and occupy minimal area. The setup and hold time of the latch depend on the widths of the transistors in the circuit. By increasing the widths of the transistors appropriately we can make the latch faster but the area of the latch increases making it less suitable

for superpipelined designs and we also increase the probability of a direct particle strike to the sensitive area of the latch. The absence of the transmission gate increases the positive feedback in the loop which makes the latch faster and more capable in latching weak input pulses, but by the same token error pulses are also latched more frequently. These points illustrate the importance of design choices on the overall SER.

**Logical Masking:** Logical masking is another masking effect that inhibits soft errors in combinational logic and could have a significant effect on the SER. Since our model places every logic gate on an active path to a latch, we do not account for the effect of logical masking. Incorporating logical masking would likely increase the complexity of the model dramatically, since the model would need to consider actual circuits and associated inputs. Massengill *et al.* developed a specialized VHDL simulator that could analyze soft faults in an actual circuit and model the effects of logical masking [23]. They found that effect of logical masking on SER depends heavily on circuit inputs.

Effects similar to logical masking can also occur in memory elements. For example, if a soft error occurs in a memory element that holds dead data – data that will not be used again – it is in some sense logically masked. Another example is a soft error in a memory structure such as a branch predictor, which may lead to reduced performance but not produce incorrect results. Due to the difficulty in modeling these effects, we have chosen to exclude all forms of logical masking in memory elements or logic from our model.

Finally, it seems unlikely that logical masking will be significantly affected by the technology trends we consider in this study. Device scaling provides more transistors on the processor die which may encourage more speculative processing, which could increase the potential for logical masking. Deeper pipelines will entail some increase in complexity of control path in the processor, leading to a slightly higher potential for logical masking. However, such effects are unlikely to have a significant effect on overall SER.

**Alpha Particles:** Our study only considers soft errors resulting from high-energy neutrons. Another important source of soft errors in microprocessors is alpha particles that originate from radioactive decay of uranium or thorium impurities in chip and packaging materials. In sub-0.25um technologies with decreasing supply voltage and node capacitances, the SER due to alpha particles presents a major reliability concern to logic processes because of the quadratically decreasing critical charge [7, 8]. Packaging alternatives such as lid coat or flip chip strongly influence the soft error rate induced by alpha particles. Alpha particle SER increases more rapidly with decreasing critical charge than neutron induced SER [33, 34]. For circuits with  $Q_{CRIT}$  in the range of 10-40 fC, the alpha particle SER becomes comparable to that of neutron SER [11]. In our experiments, this range corresponds to SRAM cells and latches in 180nm and later technologies and logic circuits in 50nm and later technologies. Our model could be adapted to estimate the SER due to alpha particle radiation. This would require a technology-scaled alpha particle model for the charge collection efficiency and the time constant for the NMOS and PMOS transistors. A key input to this model would be the expected flux of alpha particles, which is determined mainly by package design.

**Fabrication Technology:** The main method of CMOS scaling to achieve better performance is fast approaching its limits. So other process technologies such as CMOS on SOI have been seriously considered for sometime now. The main feature of CMOS on SOI is the electrically floating substrate of the device. The presence of the oxide (insulator) decreases the effective depth of the substrate under the gate reducing the volume available for charge collection drastically. This has a positive effect on the SER rate. But at the same time the floating body of the device can charge up to considerable voltages leading to a reduction in effective threshold voltage. The main effect of this is that the gate now becomes faster but also has a much lower noise margin. Lots pf design effort is now being spent to get around the bad effects of the changing body voltage.




Figure 16. Static NAND gate




Figure 17. Static NOR gate

**Logic gate diversity:** In the simple model of a logic chain that we constructed all the gates were exactly of one type and each gate possessed a fanout of 4. A real pipeline on the other hand is composed of a mixture of gates and the fanout of each gate is usually anywhere between one and four. The critical charge of a circuit increases with the capacitance associated with it. For example a 3 input NAND gate has a much larger capacitance associated with the output node than an inverter with the same drive strength and so has a greater critical charge. Also by the same reasoning a FO1 NAND gate has a smaller critical charge than an FO4 NAND gate. We used 3 input FO4 NAND gates to build our chip because they are one of the primary building blocks of logic circuits and we also wanted to obtain a conservative estimate of chip SER.

Figures 16 and 17 show a 3-input static NAND and NOR gate. In both gates there are 3 nodes where a particle can strike and have an effect on the output, but due to capacitive charge sharing only a direct hit to the output node has a significant contribution to soft error rate. In both a 3-input static NAND and NOR gate, there are 3 nodes where a particle can strike and have an effect on the output, but due to capacitive charge sharing only a direct hit to the output node has a significant contribution to soft error rate. The transistors are sized so that the worst case rise/fall time of the gate is equal to an inverter with NMOS width 'W' and PMOS width '2W' which makes its drain area larger than that of the equivalent inverter. The output capacitance seen by the gate increases due to the larger widths. The larger drain area increases the probability of a particle strike to the sensitive area but the increased output capacitance of the gate increases the time constant of the circuit and leads to greater electrical masking. Also for a given total area the larger the area of one gate the lesser the number of gates we can have in the same area.

Another issue that affects the susceptibility of the gates to soft errors is related to the logical properties of the gates. The output of an inverter has equal probability of being equal to '1' or '0' if we assumed a random input distribution. But for a random distribution of the three inputs, seven out of eight times the output of a NAND gate is '1' and only one out of eight times the output is '0'. Similarly the output of a NOR gate is '0' seven out of eight times and '1' only one out of eight times. This means that only one out of eight particle strikes to the PMOS drain in a NAND gate causes an error and only one out of eight particle strikes to the NMOS drain in a NOR gate causes an error for a random input distribution. But the very fact that the output of a NAND gate is biased towards '1' and the output of a NOR gate is biased towards '0' makes the assumption of a random distribution questionable. In this paper we have assumed equal probability for the output to be '1' or '0'.

## 7 Related Work

Although this is the first paper to model the effect of both technology scaling and superpipelining on the soft error rate of combinational logic, previous experimental work has been done to estimate the soft error rate of storage and combinational logic in existing technologies [28, 6, 19, 22, 27].

Another method for estimating the neutron-induced SER uses the Modified Burst Generation Rate model [35]. This method uses nuclear theory to calculate the collected charge resulting from a particle strike. IBM developed the SEMM (Soft-Error Monte Carlo Modeling) program to determine whether chip designs meet SER specifications [26]. The program calculates the SER of semiconductor chips due to ionizing radiation based on detailed layout, process information and circuit ( $Q_{CRIT}$ ) values.

Some work has also been done to estimate the SER in combinational logic. Liden *et al.* compared the soft error rate due to direct particle strikes in latches with the soft error rate from error pulses propagating through the logic gates [22]. They considered a circuit implemented in 1000nm technology clocked at 5MHz. They conclude that the errors are predominantly due to direct strikes to latches and only 2% of the total observed errors are from the logic chain. We have shown how technology trends will lead to a significant increase in the SER at low feature sizes and high clock rates. Baze *et al.* studied electrical masking in a chain of inverters and concluded that for pulses that successfully get latched electrical masking does not have any significant effect on SER [2]. They also allude to various parameters such as the chip model and the clock rate as factors that might affect the impact of this effect on the overall SER. Our results show that electrical masking does have a significant effect on the SER, and this effect is not diminishing with decreased feature size. Buchner *et al.* investigated latching window masking in combinational and sequential logic [5]. They concluded that while the SER of sequential logic is independent of frequency, combinational logic SER increases linearly with clock rate. Our results confirm that the trend of increasing clock rate due to increased processor pipelining significantly increases the SER of logic circuits.

Seifert *et al.* used experiments and simulation to determine the trend of soft error rate in the family of Alpha processors [31]. They conclude that the alpha particle susceptibility of both logic and memory circuits has decreased over the last few process generations. Our study shows an increasing susceptibility to neutron-induced soft errors, particularly in logic circuits, due to device scaling and greater neutron flux at lower energies [36]. They also found that the errors in combinational logic are predominantly due to direct strikes to pipeline latches, rather than error propagation in logic. Our simulations agree with this result at current feature sizes, but predict that SER of logic will approach SER of latches as feature sizes decrease. They also concluded that for a given feature size, clock rate has little influence on SER. The results we present in Figure 14 are consistent with this conclusion.

## 8 Conclusion

We have presented an analysis of how two key trends in microprocessor technology, device scaling and superpipelining, will affect the susceptibility of microprocessor circuits to soft errors. The primary impact of device scaling is that the on-currents of devices decrease and circuit delay decreases. As a result, particles of lower energy, which are far more plentiful, can generate sufficient charge to cause a soft error. Using a combination of simulations and analytical models, we demonstrated that this results in a much higher SER in microprocessor logic circuits as feature size decreases. We also demonstrate that higher clock rates used in superpipelined designs lead to an increase in the SER of logic circuits in all technology generations.

The primary cause of the significant increase in the SER of logic circuits is the reduction in critical charge of logic circuits with decreased feature size. Our analysis also illustrates the effect of technology trends on electrical and latching-window masking, which provide combinational logic with a form of natural protection against soft errors. We found that electrical masking has a significant effect on the SER of logic circuits in all technology generations, and this effect is not diminishing with feature size. The effect of latching-window masking is also important but is reduced by both decreasing feature size and increased clock rate of future technology generations. We conclude that current technology trends will lead to a substantially more rapid increase in the soft error rate in

combinational logic than in storage elements. The implication of this result is that further research is required into methods for protecting combinational logic from soft errors.

Recently, a number of schemes have been proposed to detect or recover from transient errors in processor computations. All these techniques are either based on space redundancy or time redundancy. DIVA [1] employs a simple “checker” to verify the results of instructions ready to be committed by the high performance core. The checker is a standard five-stage in-order processor designed with sufficiently large transistors and operated at a clock rate sufficient to make it immune to soft errors. Despite its slow clock rate and simple design, the checker does not become a bottleneck because it does not incur misspeculation penalties and incurs virtually no memory system overhead due to the prefetching effect caused by the high performance core. Since the recomputations have both a spatial and temporal gap they will not be affected by the temporal or spatial locality of the particles. AR-SMT [30], SRT [29], and the Out-Of-Order Reliable Superscalar (O3RS) approach [25] all execute instructions redundantly and then check that the results match before committing the result to architected state. Both AR-SMT [30] and SRT [29] use a hardware mechanism called “simultaneous multithreading” to drive the redundant threads of execution. Both these schemes are rather complex, but SRT has the advantage that it does not require changes to the operating system and can handle multi-cycle faults. O3RS simply executes each instruction twice from the processor reorder buffer. We believe that techniques such as these combined with circuit and process innovations will be required to enable future construction of reliable high performance systems. Our work is significant because it provides a context for evaluating these various techniques on their effectiveness at reducing soft errors in combinational logic.

## Acknowledgments

We thank the members of the CART group and the anonymous referees for their comments and suggestions to this paper. This research is supported by the Defense Advanced Research Projects Agency under contract F33615-01-C-1892; National Science Foundation CAREER awards CCR-9734185, CCR-9985109, and CCR-9984336; IBM University Partnership awards; and a grant from the Intel Research Council. Lorenzo Alvisi is also supported by an Alfred P. Sloan Research Fellowship.

## References

- [1] T. Austin. DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design. *International Symposium on Microarchitecture*, pages 196–207, November 1999.
- [2] M. Baze and S. Buchner. Attenuation of Single Event Induced Pulses in CMOS Combinational Logic. *IEEE Trans. on Nuclear Science*, 44(6), December 1997.
- [3] M. J. Bellido-Diaz, J. Juan-Chico, A. J. Acosta, M. Valencia, and J.L.Huertas. Logical modelling of delay degradation effect in static CMOS gates. *IEEE Proc-Circuits Devices Syst.*, 147(2):107–117, April 2000.
- [4] K. Bernstein. Personal communication.
- [5] S. Buchner, M. Baze, D. Brown, D. McMorrow, and J. Melinger. Comparison of Error Rates in Combinational and Sequential Logic. *IEEE Transactions on Nuclear Science*, 44(6):2209–2216, December 1997.
- [6] H. Cha and J. H. Patel. A Logic-Level Model for  $\alpha$ -Particle Hits in CMOS Circuits. In *International Conference on Computer Design*, pages 538–542, October 1993.
- [7] C. Dai, N. Hakim, S. Hareland, J. Maiz, and S.-W. Lee. Alpha-SER Modeling and Simulation for Sub-0.25um CMOS Technology. *Symposium on VLSI Technology Digest of Technical Papers*, 1999.
- [8] B. Davari. CMOS Technology Scaling, 0.1um and Beyond. *IEDM*, 1996.
- [9] L. B. Freeman. Critical charge calculations for a bipolar SRAM array. *IBM Journal of Research and Development*, Vol 40, No 1, pages 119–129, January 1996.
- [10] J. Gaisler. Evaluation of a 32-bit microprocessor with built-in concurrent error-detection. In *Twenty-Seventh Annual International Symposium on Fault-Tolerant Computing*, pages 42–46, 1997.
- [11] S. Hareland, J. Maiz, M. Alavi, K. Mistry, S. Walsta, and C. Dai. Impact of CMOS process scaling and SOI on the soft error rates of logic processes. *Symposium on VLSI Technology Digest of Technical Papers*, pages 73–74, 2001.
- [12] P. Hazucha. Background Radiation and Soft Errors in CMOS Circuits. *Linkping Studies in Science and Technology. Dissertations*; 638, 2000.

- [13] P. Hazucha and C. Svensson. Impact of CMOS Technology Scaling on the Atmospheric Neutron Soft Error Rate. *IEEE Transactions on Nuclear Science*, Vol. 47, No. 6, pages 2586–2594, Dec. 2000.
- [14] G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The microarchitecture of the pentium 4 processor. *Intel Technology Journal*, February 2001.
- [15] R. Ho, K. W. Mai, and M. A. Horowitz. The Future of Wires. *Proceedings of the IEEE*, 89(4):490–504, April 2001.
- [16] M. A. Horowitz. Timing Models For MOS Circuits. Technical Report SEL83-003, Integrated Circuits Laboratory, Stanford University, 1983.
- [17] Pentium II Processor Specification Update. Intel Corporation.
- [18] K. Johansson, P. Dyreklev, B. Granbom, M. Calvet, S. Fourtine, and O. Feuillatre. In-flight and ground testing of single event upset sensitivity in static RAM's. *IEEE Transactions on Nuclear Science*, 45:1628–1632, June 1998.
- [19] T. Juhnke and H. Klar. Calculation of the soft error rate of submicron CMOS logic circuits. *IEEE Journal of Solid State Circuits*, 30:830–834, July 1995.
- [20] J. Keller. The 21264: A Superscalar Alpha Processor with Out-of-Order Execution. Microprocessor Forum presentation, October 1996.
- [21] R. E. Kessler. The Alpha 21264 Microprocessor. *IEEE Micro*, 19(2):24–36, March-April 1999.
- [22] P. Liden, P. Dahlgren, R. Johansson, and J. Karlsson. On Latching Probability of Particle Induced Transients in Combinational Networks. In *Proceedings of the 24th Symposium on Fault-Tolerant Computing (FTCS-24)*, pages 340–349, 1994.
- [23] L. W. Massengill, A. E. Baranski, D. O. V. Nort, J. Meng, and B. L. Bhuvu. Analysis of Single-Event Effects in Combinational Logic – Simulation of the AM2901 Bitslice Processor. *IEEE Trans. on Nuclear Science*, 47(6):2609–2615, December 2000.
- [24] G. McFarland. *CMOS Technology Scaling and Its impact on cache delay*. PhD thesis, Department of Electrical Engineering, Stanford University, 1997.
- [25] A. Mendelson and N. Suri. Designing High-Performance and Reliable Superscalar Architectures: The Out of Order Reliable Superscalar (O3RS) Approach. *International Conference on Dependable Systems and Networks*, pages 473–481, June 2000.
- [26] P. C. Murley and G. R. Srinivasan. Soft-error Monte Carlo modeling program, SEMM. *IBM Journal of Research and Development*, Volume 40, Number 1, 1996, pages 109–118, 1996.
- [27] E. Peterson, P. Shapiro, J. Adams, and E. Burke. Calculation of cosmic-ray induced soft upsets and scaling in VLSI devices. *IEEE Transactions on Nuclear Science*, Volume: 29 pp. 2055-2063, December 1982.
- [28] J. Pickel. Effect of CMOS miniaturization on cosmic-ray-induced error rate. *IEEE Transactions on Nuclear Science*, 29:2049–2054, December 1982.
- [29] S. K. Reinhardt and S. Mukherjee. Transient Fault Detection via Simultaneous Multithreading. *International Symposium on Computer Architecture*, pages 25–36, July 2000.
- [30] E. Rotenberg. AR/SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors. *International Symposium on Fault Tolerant Computing*, pages 84–91, 1998.
- [31] N. Seifert, D. Moyer, N. Leland, and R. Hokinson. Historical Trend in Alpha-Particle induced Soft Error Rates of the Alpha(TM) Microprocessor. In *IEEE 39th Annual International Reliability Physics Symposium*, pages 259–265, 2001.
- [32] The International Technology Roadmap for Semiconductors. Semiconductor Industry Association, 1999.
- [33] Y. Tosaka, S. Satoh, T. Itakura, H. Ehara, T. Ueda, G. Woffinden, and S. Wender. Measurement and Analysis of Neutron-Induced Soft Errors in Sub-Half-Micron Circuits. *IEEE Transactions on Electron Devices*, Vol. 45, No. 7, July 1998.
- [34] Y. Tosaka, S. Satoh, K. Suzuki, T. Sugii, H. Ehara, G. Woffinden, and S. Wender. Impact of cosmic ray neutron induced soft errors on advanced submicron cmos circuits. *Symposium on VLSI Technology Digest of Technical Papers*, 1996.
- [35] Y. Tosaka, H. Kanata, S. Satoh, and T. Itakura. Simple method for estimating neutron-induced soft error rates based on modified BGR method. *IEEE Elec. Dev. Lett.*, Vol. 20, pp. 89-91, Feb 1999.
- [36] J. Ziegler. Terrestrial cosmic ray intensities. *IBM Journal of Research and Development*, Vol 42, No 1, pages 117–139, January 1998.