Analysis of a memory architecture for fast packet buffers (2001)

by S Iyer, R R Kompella, N McKeown
Venue:In Proc. IEEE HPSR