An architecture and compiler for scalable on-chip communication (2004)

by J LIANG, A LAFFELY, S SRINIVASAN, R TESSIER
Venue:IEEE Trans. VLSI Syst