Citation Context

...unter from burning outtoo soon [31]. A TPM implementation based on reconfigurable hardware that could be adapted to overcome this issue did not reach the prototype status due to hardware limitations =-=[11]-=-. Alternative implementations either perform substantial parts in software, which makes them comparable to the software-based systems we presented, or suffer from the same problems as commodity soluti...

Citation Context

...e communication interface to the external memory with a non-invasive hardware attack and overwrite the state with an older version, even if the state is stored in an encrypted form. Eisenbarth et al. =-=[10]-=- propose the first implementation of the trusted module on reconfigurable hardware that facilitates field upgrades of the trusted module. Upgrades might be required to fix non-compliance firmware bugs...

Citation Context

...lity has been shown to reduce application power consumption and improve system performance for a variety of FPGA-based systems [10]. However, the implementation of specific security policies in FPGAs =-=[3]-=- has only recently received attention. As FPGA use in embedded systems grows, the need to efficiently implement security protocols that can be easily updated becomes important. In this paper, we descr...

Citation Context

..., but as an architecture the work targets a software emulated MTM. Our implementation requires the MTM program to be split up in smaller fragments, each a subset of the MTM commands, in order to comply with the limited resources of the secure environment. The idea of disembedding a TPM is presented in [11] by Kursawe and Schellekens. The authors describe an alternative design to current TPM architectures by externalizing larger parts of the TPM implementation, resulting in smaller trust boundaries, more agility towards specialized application requirements and reconfiguration of the TPM itself [7]. In contrast, we do not use a minimized TPM hardware as a trusted basis, but instead leverage the TrEE of the main ASIC. Our end result will differ in its security models, but the concept of “disembedding code” is rooted in the work of Kursawe and Schellekens. A further solution in part introduced by Schellekens et al. [12] is to externalize the TPM state (i.e. persistent data) by extending the trust perimeter to external (insecure) memory using authenticated encryption and statefulness managed by the TPM. This is the typical and only way to manage larger quantities of volatile data within Tr...

Citation Context

...hash function. A 2048-bit modular exponentiation is highly computation-intensive and hence slow when performed in software or, on the other hand, demands large silicon area if implemented in hardware =-=[1, 5]-=-. Recent advances in the analysis of hash functions have revealed serious weaknesses in MD4, MD5, and SHA-0. Even collisions for SHA-1 can be found with a complexity of 2 69 hash operations, which is ...

Citation Context

...echniques providingsconfidentiality and integrity for bitstream updates orscontent transmissions assign each device a private keysfrom an asymmetric key pair or a symmetric keysshared with the server =-=[7, 9, 1, 4, 6, 14]-=-. However,sthese techniques do not scale up to systems comprisingsmillions of FPGAs since they require one securescommunication channel per device. Moreover, theyscannot provide forward security in su...

Citation Context

...nfiguration” modes allowed in modern FPGA’s to effectively lock down an attestation module which can then speak for the contents of the rest of the FPGA. Similar approaches are taken by other authors =-=[17, 11]-=-. All of these techniques rely on external (computational) verifiers. We would like, if possible, for unskilled election observers to be able to detect evidence of tampering without needing computers....

Citation Context

...ng, and verification of code sections. In the extended version of the paper [5] MAC based variants are given. In order to embed a TPM in a reconfigurable System-onChip (SoC) design, Eisenbarth et al. =-=[8]-=- define a new FPGA architecture that includes a minimal root of trust called Bitstream Trust Engine (BTE). This trust component records the partial configuration bitstreams that are loaded on the reco...