A trace cache micro architecture and evaluation,” (1999)

by E Rotenberg, S Bennett, J E Smith
Venue:IEEE Trans. Comput.,