Memory efficient turbo decoder architecture for LDPC codes (0)

by M M Mansour, N R Shanbhag
Venue:IEEE workshop on Signal Processing Systems