A design space evaluation of grid processor architectures. (2001)

by R NAGARAJAN, K SANKARALINGAM, D BURGER, S W KECKLER
Venue:The Polymorphous TRIPS Architecture • 93