Results 1 - 10
of
97
NoC synthesis flow for customized domain specific multiprocessor Systems-on-Chip
- IEEE Transactions on Parallel and Distributed Systems
, 2005
"... Abstract—The growing complexity of customizable single-chip multiprocessors is requiring communication resources that can only be provided by a highly-scalable communication infrastructure. This trend is exemplified by the growing number of Network-on-Chip (NoC) architectures that have been proposed ..."
Abstract
-
Cited by 91 (7 self)
- Add to MetaCart
(Show Context)
Abstract—The growing complexity of customizable single-chip multiprocessors is requiring communication resources that can only be provided by a highly-scalable communication infrastructure. This trend is exemplified by the growing number of Network-on-Chip (NoC) architectures that have been proposed recently for System-on-Chip (SoC) integration. Developing NoC-based systems tailored to a particular application domain is crucial for achieving high-performance, energy-efficient customized solutions. The effectiveness of this approach largely depends on the availability of an ad hoc design methodology that, starting from a high-level application specification, derives an optimized NoC configuration with respect to different design objectives and instantiates the selected application specific on-chip micronetwork. Automatic execution of these design steps is highly desirable to increase SoC design productivity. This paper illustrates a complete synthesis flow, called NetChip, for customized NoC architectures, that partitions the development work into major steps (topology mapping, selection, and generation) and provides proper tools for their automatic execution (SUNMAP, pipesCompiler). The entire flow leverages the flexibility of a fully reusable and scalable network components library called pipes, consisting of highly-parameterizable network building blocks (network interface, switches, switch-to-switch links) that are design-time tunable and composable to achieve arbitrary topologies and customized domain-specific NoC architectures. Several experimental case studies are presented in the paper, showing the powerful design space exploration capabilities of the proposed methodology and tools. Index Terms—Systems-on-chip, networks on chip, synthesis, mapping, architecture. 1
A unified approach to constrained mapping and routing on network-onchip architectures
- in Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis (CODES+ISSS ’05
, 2005
"... One of the key steps in Network-on-Chip (NoC) based design is spatial mapping of cores and routing of the communication between those cores. Known solutions to the mapping and routing problem first map cores onto a topology and then route communication, using separated and possibly conflict-ing obje ..."
Abstract
-
Cited by 51 (12 self)
- Add to MetaCart
(Show Context)
One of the key steps in Network-on-Chip (NoC) based design is spatial mapping of cores and routing of the communication between those cores. Known solutions to the mapping and routing problem first map cores onto a topology and then route communication, using separated and possibly conflict-ing objective functions. In this paper we present a unified single-objective algorithm, called Unified MApping, Routing and Slot allocation (UMARS). As the main contribution we show how to couple path selection, mapping of cores and TDMA time-slot allocation such that the network required to meet the constraints of the application is minimized. The time-complexity of UMARS is low and experimental results indicate a run-time only 20 % higher than that of path se-lection alone. We apply the algorithm to an MPEG decoder System-on-Chip (SoC), reducing area by 33%, power by 35% and worst-case latency by a factor four over a traditional multi-step approach.
A methodology for mapping multiple usecases onto networks on chips
- DATE
, 2006
"... A communication-centric design approach, Networks on Chips (NoCs), has emerged as the design paradigm for designing a scalable communication infrastructure for fu-ture Systems on Chips (SoCs). As technology advances, the number of applications or use-cases integrated on a single chip increases rapid ..."
Abstract
-
Cited by 46 (5 self)
- Add to MetaCart
A communication-centric design approach, Networks on Chips (NoCs), has emerged as the design paradigm for designing a scalable communication infrastructure for fu-ture Systems on Chips (SoCs). As technology advances, the number of applications or use-cases integrated on a single chip increases rapidly. The different use-cases of the SoC have different communication requirements (such as differ-ent bandwidth, latency constraints) and trafc patterns. The underlying NoC architecture has to satisfy the constraints of all the use-cases. In this work, we present a methodology to map multiple use-cases onto the NoC architecture, satis-fying the constraints of each use-case. We present dynamic re-conguration mechanisms that match the NoC congura-tion to the communication characteristics of each use-case, also accounting for use-cases that can run in parallel. The methodology is applied to several real and synthetic SoC benchmarks, which result in a large reduction in NoC area (an average of 80%) and power consumption (an average of 54%) compared to traditional design approaches.
A Survey of Techniques for Energy Efficient On-Chip Communication
- Communication,” Proceedings of Design Automation Conference
, 2003
"... Interconnects have been shown to be a dominant source of energy consumption in modern day System-on-Chip (SoC) designs. With a large (and growing) number of electronic systems being designed with battery considerations in mind, minimizing the energy consumed in on-chip interconnects becomes crucial. ..."
Abstract
-
Cited by 44 (0 self)
- Add to MetaCart
(Show Context)
Interconnects have been shown to be a dominant source of energy consumption in modern day System-on-Chip (SoC) designs. With a large (and growing) number of electronic systems being designed with battery considerations in mind, minimizing the energy consumed in on-chip interconnects becomes crucial. Further, the use of nanometer technologies is making it increasingly important to consider reliability issues during the design of SoC communication architectures. Continued supply voltage scaling has led to decreased noise margins, making interconnects more susceptible to noise sources such as crosstalk, power supply noise, radiation induced defects, etc. The resulting transient faults cause the interconnect to behave as an unreliable transport medium for data signals. Therefore, fault tolerant communication mechanisms, such as Automatic Repeat Request (ARQ), Forward Error Correction (FEC), etc., which have been widely used in the networking community, are likely to percolate to the SoC domain.
An Application-Specific Design Methodology for On-Chip Crossbar Generation
- IEEE Trans. on CAD
, 2007
"... As the communication requirements of current and future Multiprocessor Systems on Chips (MPSoCs) continue to in-crease, scalable communication architectures are needed to support the heavy communication demands of the system. This is reflected in the recent trend that many of the stan-dard bus produ ..."
Abstract
-
Cited by 41 (5 self)
- Add to MetaCart
(Show Context)
As the communication requirements of current and future Multiprocessor Systems on Chips (MPSoCs) continue to in-crease, scalable communication architectures are needed to support the heavy communication demands of the system. This is reflected in the recent trend that many of the stan-dard bus products such as STbus, have now introduced the capability of designing a crossbar with multiple buses oper-ating in parallel. The crossbar configuration should be de-signed to closely match the application traffic characteris-tics and performance requirements. In this work we address this issue of application-specific design of optimal crossbar (using STbus crossbar architecture), satisfying the perfor-mance requirements of the application and optimal binding of cores onto the crossbar resources. We present a simula-tion based design approach that is based on analysis of ac-tual traffic trace of the application, considering local varia-tions in traffic rates, temporal overlap among traffic streams and criticality of traffic streams. Our methodology is ap-plied to several MPSoC designs and the resulting crossbar platforms are validated for performance by cycle-accurate SystemC simulation of the designs. The experimental case studies show large reduction in packet latencies (up to 7×) and large crossbar component savings (up to 3.5×) com-pared to traditional design approaches.
Application-specific Buffer Space Allocation for Networks-on-Chip Router Design
- in Proc. of the IEEE/ACM Intl. Conf. on Computer-aided Design
, 2004
"... In this paper, we present a novel system-level buffer planning algorithm that can be used to customize the router design in Networkson-Chip (NoCs). More precisely, given the traffic characteristics of the target application and the buffering space budget, our algorithm automatically assigns the buff ..."
Abstract
-
Cited by 41 (1 self)
- Add to MetaCart
(Show Context)
In this paper, we present a novel system-level buffer planning algorithm that can be used to customize the router design in Networkson-Chip (NoCs). More precisely, given the traffic characteristics of the target application and the buffering space budget, our algorithm automatically assigns the buffer depth for each input channel, in different routers across the chip, to match the communication pattern, such that the overall performance is maximized. This is in deep contrast with the uniform assignment of buffering resources (currently used in NoC design) which can significantly degrade the overall system performance. For instance, for a complex audio/video application, about 85 % savings in buffering resources can be achieved by smart buffer allocation using our algorithm without any reduction in performance. 1.
Mapping and Configuration Methods for Multi-use-case Networkson-Chip
- Proc. ASPDAC
, 2006
"... To provide a scalable communication infrastructure for Sys-tems on Chips (SoCs), Networks on Chips (NoCs), a communi-cation centric design paradigm is needed. To be cost effective, SoCs are often programmable and integrate several different applications or use-cases on to the same chip. For the SoC ..."
Abstract
-
Cited by 34 (4 self)
- Add to MetaCart
(Show Context)
To provide a scalable communication infrastructure for Sys-tems on Chips (SoCs), Networks on Chips (NoCs), a communi-cation centric design paradigm is needed. To be cost effective, SoCs are often programmable and integrate several different applications or use-cases on to the same chip. For the SoC platform to support the different use-cases, the NoC architec-ture should satisfy the performance constraints of each indi-vidual use-case. In this work we motivate the need to consider multiple use-cases during the NoC design process. We present a method to efficiently map the applications on to the NoC ar-chitecture, satisfying the design constraints of each individual use-case. We also present novel ways to dynamically recon-figure the network across the different use-cases and explore the possibility of integrating Dynamic Voltage and Frequency Scaling (DVS/DFS) techniques with the use-case centric NoC design methodology. We validate the performance of the de-sign methodology on several SoC applications. The dynamic reconfiguration of the NoC integrated with DVS/DFS schemes results in large power savings for the resulting NoC systems.
An automated technique for topology and route generation of application specific on-chip interconnection networks
- in Proc. ICCAD, 2005
"... Abstract — Network-on-chip (NoC)) has been proposed as a solution to the communication challenges of System-on-chip (SoC) design in nanoscale technologies. Application specific SoC design offers the opportunity for incorporating custom NoC architectures that are more suitable for a particular applic ..."
Abstract
-
Cited by 28 (1 self)
- Add to MetaCart
(Show Context)
Abstract — Network-on-chip (NoC)) has been proposed as a solution to the communication challenges of System-on-chip (SoC) design in nanoscale technologies. Application specific SoC design offers the opportunity for incorporating custom NoC architectures that are more suitable for a particular application, and do not necessarily conform to regular topologies. Custom NoC design in nanoscale technologies must address performance requirements, power consumption and physical layout consider-ations. This paper presents a novel three phase technique that i) generates a performance aware layout of the SoC, ii) maps the cores of the SoC to routers, and iii) generates a unique route for every trace that satisfies the performance and architectural constraints. We present an analysis of the quality of the results of the proposed technique by experimentation with realistic benchmarks. I.
Trade-offs in the configuration of a network on chip for multiple use-cases
- In The 1st ACM/IEEE International Symposium on Networks-on-Chip
, 2007
"... Abstract — Systems on chip (SoC) are becoming increasingly complex, with a large number of applications integrated on the same chip. Such a system often supports a large number of usecases and is dynamically reconfigured when platform conditions or user requirements change. Networks on Chip (NoC) of ..."
Abstract
-
Cited by 27 (12 self)
- Add to MetaCart
(Show Context)
Abstract — Systems on chip (SoC) are becoming increasingly complex, with a large number of applications integrated on the same chip. Such a system often supports a large number of usecases and is dynamically reconfigured when platform conditions or user requirements change. Networks on Chip (NoC) offer the designer unsurpassed runtime flexibility. This flexibility stems from the programmability of the individual routers and network interfaces. When a change in use-case occurs, the application task graph and the network connections change. To mitigate the complexity in programming the many registers controlling the NoC, an abstraction in the form of a configuration library is needed. In addition, such a library must leave the modified system in a consistent state, from which normal operation can continue. In this paper we present the facilities for controlling change in a reconfigurable NoC. We show the architectural additions and the many trade-offs in the design of a run-time library for NoC reconfiguration. We qualitatively and quantitatively evaluate the performance, memory requirements, predictability and reusability of the different implementations. I.
System level power modeling and simulation of high-end industrial network-on-chip
- in Proc. DATE
"... Abstract Today's System on Chip (SoC) ..."
(Show Context)