Temporal-based procedure reordering for improved instruction cache performance (1998)

by J KALAMATIANOS, D KAELI
Venue:In Proceedings of the 4th International Symposium on High-Performance Computer Architecture (HPCA’98). IEEE Computer Society, Los Alamitos, CA