Automatic verification of synchronouscircuits using symbolic simulation and temporal logic (1990)

by S Boseand A L Fisher
Venue:Proceedings of the IFIP International Workshopon Applied Formal Methods for Correct VLSI Design, Belgium, 1989, volume II