Multi retention level STT-RAM cache designs with a dynamic refresh scheme (2011)

by Z Sun, X Bi, H H Li, W F Wong, O Z L, X Zhu, W Wu
Venue:in Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, ser. MICRO