Analysis and minimization of practical energy in 45nm subthreshold logic circuits (2008)

by D Bol, R Ambroise, D Flandre, J D Legat
Venue:In Proc. of the 2008 International Conference on Computer Design