Interconnection Delay and clock Cycle Selection (0)

by H Mecha, M Fernandez
Venue:in High-Level Synthesis", 10 Int. Conference on VLSI Design, Ayderabad