High-level synthesis for FPGAs: From prototyping to deployment (0)

by J Cong, L Bin, S Neuendorffer, J Noguera, K Vissers, Z Zhiru
Venue:IEEE Trans. Comput. Aided Des. Integr. Circuits Syst