Results 1 - 10
of
52
Dynamic Power Management for Portable Systems
, 2000
"... Portable systems require long battery lifetime while still delivering high performance. Dynamic power management (DPM) policies trade off the performance for the power consumption at the system level in portable devices. In this work we present the time-indexed SMDP model (TISMDP) that we use to der ..."
Abstract
-
Cited by 162 (11 self)
- Add to MetaCart
(Show Context)
Portable systems require long battery lifetime while still delivering high performance. Dynamic power management (DPM) policies trade off the performance for the power consumption at the system level in portable devices. In this work we present the time-indexed SMDP model (TISMDP) that we use to derive optimal policy for DPM in portable systems. TISMDP model is needed to handle the nonexponential user request interarrival times we observed in practice. We use our policy to control power consumption on three different devices: the SmartBadge portable device [18], the SonyVaio laptop hard disk and WLAN card. Simulation results show large savings for all three devices when using our algorithm. In addition, we measured the power consumption and performance of our algorithm and compared it with other DPM algorithms for laptop hard disk and WLAN card. The algorithm based on our TISMDP model has 1.7 times less power consumption as compared to the default Windows timeout policy for the hard disk and three times less power consumption as compared to the default algorithm for the WLAN card.
Managing power consumption in networks on chips
- IEEE Transactions on VLSI Systems
, 2004
"... Systems on a chip (SOCs) are rapidly evolving into larger networks on a chip (NOCs). This work presents a new methodology for managing power consumption for NOCs. Power management problem is formulated using closed-loop control concepts, with the estimator tracking changes in the system parameters a ..."
Abstract
-
Cited by 40 (0 self)
- Add to MetaCart
(Show Context)
Systems on a chip (SOCs) are rapidly evolving into larger networks on a chip (NOCs). This work presents a new methodology for managing power consumption for NOCs. Power management problem is formulated using closed-loop control concepts, with the estimator tracking changes in the system parameters and recalculating the new power management policy accordingly. Dynamic voltage scaling and local power management are formulated in the node-centric manner, where each core has its local power manager that determines units power states. The local power manager’s interaction with the other system cores regarding the power and the QoS needs enables network-centric power management. The new methodology for power management of NOCs is tested on a system consisting of four satellite units, each with the local power manager capable of both node and network centric power management. The results show large savings in power with good QoS. 1.
Hierarchical adaptive dynamic power management
- IEEE Transactions on Computers
"... The main contribution of this paper is a novel hierarchi-cal scheme for adaptive dynamic power management (DPM) under nonstationary service requests. We model the non-stationary arrival process of service requests as a Markov-modulated stochastic process in which the stochastic process for eachmodul ..."
Abstract
-
Cited by 28 (0 self)
- Add to MetaCart
(Show Context)
The main contribution of this paper is a novel hierarchi-cal scheme for adaptive dynamic power management (DPM) under nonstationary service requests. We model the non-stationary arrival process of service requests as a Markov-modulated stochastic process in which the stochastic process for eachmodulation statemodels a particular stationarymode of the arrival process. The bottom layer of our hierarchical ar-chitecture is a set of stationary optimal DPM policies, pre-calculated o-line for selected modes from policy optimization in Markov decision processes. The supervisory power man-ager at the top layer adaptively and optimally switches among these stationary policies on-line to accommodate the actual mode-switching arrival dynamics. Simulation results show that our approach, under highly nonstationary requests, can lead to signicant power savings compared to previously pro-posed heuristic approaches.
Energy Efficient Design of Portable Wireless Systems
, 2000
"... Portable wireless systems require long battery lifetime while still delivering high performance. The major contribution of this work is combining new power management (PM) and power control (PC) algorithms to trade off performance for power consumption at the system level in portable devices. First ..."
Abstract
-
Cited by 28 (2 self)
- Add to MetaCart
(Show Context)
Portable wireless systems require long battery lifetime while still delivering high performance. The major contribution of this work is combining new power management (PM) and power control (PC) algorithms to trade off performance for power consumption at the system level in portable devices. First we present the formulation for the solution of the PM policy optimization based on renewal theory. Next we present the formulation for power control (PC) of the wireless link that enables us to obtain further energy savings when the system is active. Finally, we discuss the measurements obtained for a set of PM and PC algorithms implemented for the WLAN card on a laptop. The PM policy we developed based on our renewal model consumes three times less power as compared to the default PM policy for the WLAN card with still high performance. Power control saves additional 53% in energy at same bit error rate. With both power control and power management algorithms in place, we observe on average...
Battery-Aware Power Management Based on Markovian Decision Processes
- IEEE TCAD
, 2006
"... This paper addresses the problem of maximizing the utilization of the battery capacity of the power source for a portable electronic system under a given performance constraint. A new stochastic model of a power-managed battery-powered electronic system is proposed, which is based on continuous-time ..."
Abstract
-
Cited by 20 (4 self)
- Add to MetaCart
(Show Context)
This paper addresses the problem of maximizing the utilization of the battery capacity of the power source for a portable electronic system under a given performance constraint. A new stochastic model of a power-managed battery-powered electronic system is proposed, which is based on continuous-time Markovian decision processes (CTMDP). In this model, two important characteristics of today's rechargeable battery cells, i.e., the current rate-capacity characteristic and the relaxation-induced recovery are considered for. In addition, system properties, such as workload statistics and performance constraints are properly captured. The battery-aware power management problem is formulated as a policy optimization problem based on the theories of CTMDP and stochastic networks and solved exactly using a linear programming approach. Experimental results shows that our method outperforms existing heuristic methods for battery management by as much as 17% in terms of the average energy delivered per unit weight of battery cells.
A unified approach for fault tolerance and dynamic power management in real-time embedded systems
- IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems
, 2006
"... Abstract—This paper investigates an integrated approach for achieving fault tolerance and energy savings in real-time embedded systems. Fault tolerance is achieved via checkpointing, and energy is saved using dynamic voltage scaling (DVS). The authors present a feasibility analysis for checkpointing ..."
Abstract
-
Cited by 19 (0 self)
- Add to MetaCart
(Show Context)
Abstract—This paper investigates an integrated approach for achieving fault tolerance and energy savings in real-time embedded systems. Fault tolerance is achieved via checkpointing, and energy is saved using dynamic voltage scaling (DVS). The authors present a feasibility analysis for checkpointing schemes for a constant processor speed as well as for variable processor speeds. DVS is then carried out on the basis of the feasibility analysis. The authors incorporate important practical issues such as faults during checkpointing, rollback recovery time, memory access time, and energy needed for checkpointing, as well as DVS and context switching overhead. Numerical results based on real-life checkpointing data and processor data sheets show that compared to fault-oblivious methods, the proposed approach significantly reduces power consumption and guarantees timely task completion in the presence of faults. Index Terms—Checkpointing, dynamic voltage scaling (DVS), fault tolerance, real-time scheduling. I.
Power and reliability management of SoCs
- IEEE Trans. Very Large Scale Integr. (VLSI) Syst
, 2007
"... Abstract—Today’s embedded systems integrate multiple IP cores for processing, communication, and sensing on a single die as systems-on-chip (SoCs). Aggressive transistor scaling, decreased voltage margins and increased processor power and temperature have made reliability assessment a much more sig- ..."
Abstract
-
Cited by 18 (8 self)
- Add to MetaCart
(Show Context)
Abstract—Today’s embedded systems integrate multiple IP cores for processing, communication, and sensing on a single die as systems-on-chip (SoCs). Aggressive transistor scaling, decreased voltage margins and increased processor power and temperature have made reliability assessment a much more sig-nificant issue. Although reliability of devices and interconnect has been broadly studied, in this work, we study a tradeoff between reliability and power consumption for component-based SoC designs. We specifically focus on hard error rates as they cause a device to permanently stop operating. We also present a joint reliability and power management optimization problem whose solution is an optimal management policy. When careful joint policy optimization is performed, we obtain a significant improve-ment in energy consumption (40%) in tandem with meeting a reliability constraint for all SoC operating temperatures. Index Terms—Optimal control, power consumption, reliability management. I.
Energy-Conscious, Deterministic I/O Device Scheduling In Hard . . .
- IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
, 2003
"... Energy consumption is an important design parameter for embedded and portable systems. Software-controlled (or dynamic) power management (DPM) has emerged as an attractive alternative to inflexible hardware solutions. However, DPM via I/O device scheduling for real-time systems has not been consider ..."
Abstract
-
Cited by 17 (1 self)
- Add to MetaCart
Energy consumption is an important design parameter for embedded and portable systems. Software-controlled (or dynamic) power management (DPM) has emerged as an attractive alternative to inflexible hardware solutions. However, DPM via I/O device scheduling for real-time systems has not been considered before. We present an online I/O device scheduler, which we call lowenergy device scheduler (LEDES), for hard real-time systems that reduces the energy consumption of I/O devices. LEDES takes as inputs a predetermined task schedule and a device-usage list for each task and it generates a sequence of sleep/working states for each device such that the energy consumption of the device is minimized. It also guarantees that real-time constraints are not violated. We then present a more general I/O device scheduler, which we call multistate constrained low-energy scheduler (MUSCLES), for handling I/O devices with multiple power states. MUSCLES generates a sequence of power states for each I/O device while guaranteeing that real-time constraints are not violated. We present several realistic case studies to show that LEDES and MUSCLES reduce energy consumption significantly for hard real-time systems.
energy-optimal, deterministic I/O device scheduling for hard real-time systems
- Trans. on Embedded Computing Sys
"... Software-controlled (or dynamic) power management (DPM) in embedded systems has emerged as an attractive alternative to inflexible hardware solutions. However, DPM via I/O device scheduling for hard real-time systems has received relatively little attention. In this paper, we present an offline I/O ..."
Abstract
-
Cited by 16 (0 self)
- Add to MetaCart
Software-controlled (or dynamic) power management (DPM) in embedded systems has emerged as an attractive alternative to inflexible hardware solutions. However, DPM via I/O device scheduling for hard real-time systems has received relatively little attention. In this paper, we present an offline I/O device scheduling algorithm called energy-optimal device scheduler (EDS). For a given set of jobs, it determines the start time of each job such that the energy consumption of the I/O devices is minimized. EDS also ensures that no real-time constraint is violated. The device schedules are provably energy optimal under hard real-time job deadlines. Temporal and energy-based pruning are used to reduce the search space significantly. Since the I/O device scheduling problem is NPcomplete, we also describe a heuristic called maximum device overlap (MDO) to generate nearoptimal solutions in polynomial time. We present experimental results to show that EDS and MDO reduce the energy consumption of I/O devices significantly for hard real-time systems.
Accurate direct and indirect on-chip temperature sensing for efficient dynamic thermal management
- IEEE TCAD
, 2010
"... Abstract—Dynamic thermal management techniques require accurate runtime temperature information in order to operate effectively and efficiently. In this paper, we propose two novel solutions for accurate sensing of on-chip temperature. Our first technique is used at design time for sensor allocation ..."
Abstract
-
Cited by 14 (3 self)
- Add to MetaCart
(Show Context)
Abstract—Dynamic thermal management techniques require accurate runtime temperature information in order to operate effectively and efficiently. In this paper, we propose two novel solutions for accurate sensing of on-chip temperature. Our first technique is used at design time for sensor allocation and placement to minimize the number of sensors while maintaining the desired accuracy. The experimental results show that this technique can improve the efficiency and accuracy of sensor allocation and placement compared to previous work and can reduce the number of required thermal sensors by about 16% on average. Secondly, we propose indirect temperature sensing to accurately estimate the temperature at arbitrary locations on the die based on the noisy temperature readings from a limited number of sensors which are located further away from the locations of interest. Our runtime technique for temperature estimation reduces the standard deviation and maximum value of temperature estimation errors by an order of magnitude. Index Terms—Multiprocessor SoC, sensor placement, temper-ature difference, thermal management, thermal sensor. I.