A 690-mW 1-Gb/s 1024-b, Rate-1/2 Low-Density Parity-Check Code Decoder. Solid-State Circuits, (2002)

by A J Blanksby, C J Howland
Venue:IEEE Journal of,