Interface design for rationally clocked GALS systems (0)

by J Mekie, S Chakraborty, G Venkataramani, P S Thiagarajan, D K Sharma
Venue:In Proc. 12th IEEE Intl. Symp. on Asynchronous Circuits and Systems (ASYNC’06