A low latency router supporting adaptivity for on-chip interconnects," in (2005)

by J Kim, D Park, T Theocharides, N Vijaykrishnan, C R Das
Venue:Proc. of the Design Automation Conference (DAC),