High-performance reduction circuits using deeply pipelined operators on FPGAs,” (2007)

by L Zhuo, G R Morris, V K Prasanna
Venue:IEEE Trans. Parallel Distrib. Syst.,