Designing scalable FPGAbased reduction circuits using pipelined floating-point cores,” in (2005)

by L Zhuo, G R Morris, V K Prasanna
Venue:Proc. of 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS’05) - Workshop 3.