A large, fast instruction window for tolerating cache misses. (2002)

by A R Lebeck, J Koppanalil, T Li, J Patwardhan, E Rotenberg
Venue:In Proceedings of the 29th annual international symposium on Computer architecture (ISCA ’02),