Sequential Circuit Test Generation Using Dynamic State Traversal", (1996)

by M S Hsiao, E M Rudnick, J H Patel
Venue:Europ. Design & Test Conf.,