Accurate rank ordering of error candidates for efficient HDL design debugging (2009)

by T-Y Jiang, C-N Liu, J-Y Jou
Venue:IEEE Trans. on CAD