Results 1 - 10 of 34,207

Table 1: Tools used in SoC design process Design Phase Corresponding Tools

in SOC-PSE: A GRID-BASED PROBLEM SOLVING ENVIRONMENT FOR SOC DESIGN
by unknown authors

Table 1. Change of SoC design productivity.22,23

in Fast Smart Blind Sources Separation in Mini-UAVs and Its Firmware Implementation
by Hairong Qi, Lidan Miao, Hongtao Du, Harold Szu
"... In PAGE 5: ...igure 3. Xilinx Virtex II platform. After the FPGA prototyping validation, we can flnalize the design with the SoC fabrication for the physical circuit on-board of mini-UAVs. Table1 summarizes and predicts the trend of change in SoC design 5 of 9... ..."

Table 3: Synthesis results for the case study SoC design of Wishbone bus interfaced modules.

in A Generic Framework for Rapid Prototyping of System-on-Chip
by Dmitrij Kissler, Alexey Kupriyanov, Frank Hannig, Dirk Koch, Jürgen Teich, Alexey Kupriyanov
"... In PAGE 7: ...For the synthesized SoC with 16-bit address and 24-bit data line width the results from Table3 were obtained. Altera Quartus II v.... ..."

Table 3: Synthesis results for the case study SoC design of Wishbone bus interfaced modules.

in The integration of different Intellectual Property (IP)
by unknown authors
"... In PAGE 6: ...For the synthesized SoC with 16-bit address and 24-bit data line width the results from Table3 were obtained. Altera Quartus II v.... ..."

Table 1: Simulation speed results for the case study SoC design.

in A Generic Framework for Rapid Prototyping of System-on-Chip
by Dmitrij Kissler, Alexey Kupriyanov, Frank Hannig, Dirk Koch, Jürgen Teich, Alexey Kupriyanov
"... In PAGE 6: ... This is very convenient during step- by-step architecture debugging. With the help of sev- eral optimization techniques based on graph theoretic approaches [19], a speedup of 6 was achieved compared to Modelsim, see Table1 . Because of the asynchronous communication mode the high potential of these tech- niques for synchronous designs [19], [20] could not be fully exploited in this case.... ..."

Table 1: Simulation speed results for the case study SoC design.

in The integration of different Intellectual Property (IP)
by unknown authors
"... In PAGE 5: ... This is very convenient during step- by-step architecture debugging. With the help of sev- eral optimization techniques based on graph theoretic approaches [19], a speedup of 6 was achieved compared to Modelsim, see Table1 . Because of the asynchronous communication mode the high potential of these tech- niques for synchronous designs [19], [20] could not be fully exploited in this case.... ..."

Table 13. Behavior-PE mapping Solution in SoC design of Vocoder project

in Variable Mapping Of System Level Design
by Lukai Cai, Daniel Gajski 1995

Table 2. Additional Models for SoC Design Abstraction level Typical programming

in 16.2 Programming models and HW-SW Interfaces Abstraction for Multi-Processor SoC
by Ahmed A. Jerraya

Table 9. Marshall Electronics (http://www.mars-cam.com/). Total $104.13 [400]. Item Part No. Price

in Course credits: ECTS Points Grade (1-5): Supervisor’s signature:
by Petteri Teikari, M. Sc. Tuomas Hieta 2006

Table 1. Note that the granularity of the design is the same as the one described earlier when discussing the application domain of SoC design. Unit # Aspect Ratio # Transistors

in Retiming for DSM with Area-Delay Trade-Offs and Delay Constraints
by Abdallah Tabbara, Abdallah Tabbara 1999
"... In PAGE 8: ...LIST OF TABLES Table1... In PAGE 42: ... Table1 The Alpha 21264 Blocks The block diagram presented in Figure 8 generates a network of modules description (Figure 5) of this SoC. More data needs to be collected about this and other examples to make them more realistic benchmarks for... ..."
Results 1 - 10 of 34,207