• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Advanced Search Include Citations

Tools

Sorted by:
Try your query at:
Semantic Scholar Scholar Academic
Google Bing DBLP
Results 1 - 10 of 3,371
Next 10 →

Experimental Support for Reconfigurable Application-Specific Accelerators

by Isaac Gelado, Enric Morancho, Nacho Navarro - In Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA), in conjuction with the International Symposium on Computer Architecture (ISCA
"... Abstract—New computer architectures are being proposed and will be implanted in the next few years. A common trend to improve the system performance is to include some reconfigurable logic components into future multi-core chips. Several prototypes already exist but there still is a lack of support ..."
Abstract - Cited by 2 (1 self) - Add to MetaCart
from the programming models, the compilers and the operating system. Reconfigurable architectures enable a new execution model based on hardware accelerators. There have been several efforts in the last few years to extend the thread abstraction to include the characteristics of these new

Towards an Active Network Architecture

by David L. Tennenhouse, David J. Wetherall - Computer Communication Review , 1996
"... Active networks allow their users to inject customized programs into the nodes of the network. An extreme case, in which we are most interested, replaces packets with "capsules" -- program fragments that are executed at each network router/switch they traverse. Active architectures permit ..."
Abstract - Cited by 497 (7 self) - Add to MetaCart
a massive increase in the sophistication of the computation that is performed within the network. They will enable new applications, especially those based on application-specific multicast, information fusion, and other services that leverage network-based computation and storage. Furthermore

Versatile Low Power Media Access for Wireless Sensor Networks

by Joseph Polastre, Jason Hill, David Culler , 2004
"... We propose B-MAC, a carrier sense media access protocol for wireless sensor networks that provides a flexible interface to obtain ultra low power operation, effective collision avoidance, and high channel utilization. To achieve low power operation, B-MAC employs an adaptive preamble sampling scheme ..."
Abstract - Cited by 1099 (19 self) - Add to MetaCart
applications. We use the model to show the effect of changing B-MAC’s parameters and predict the behavior of sensor network applications. By comparing B-MAC to conventional 802.11inspired protocols, specifically S-MAC, we develop an experimental characterization of B-MAC over a wide range of network conditions

ALMI: An Application Level Multicast Infrastructure

by Dimitrios Pendarakis, Dinesh Verma, Sherlia Shi, Marcel Waldvogel , 2001
"... The IP multicast model allows scalable and efficient multi-party communication, particularly for groups of large size. However, deployment of IP multicast requires substantial infrastructure modifications and is hampered by a host of unresolved open problems. To circumvent this situation, we have de ..."
Abstract - Cited by 335 (11 self) - Add to MetaCart
I Os of members) with many to many semantics. Session participants are connected via a vir- tual multicast tree, which consists of unicast connections between end hosts and is formed as a minimum spanning tree (MST) using application-specific performance metric. Using simulation, we show

Application-Specific Accelerators for Communications

by Yang Sun, Kiarash Amiri, Michael Brogioli, Joseph R. Cavallaro, Yang Sun, Kiarash Amiri, Michael Brogioli, Joseph R. Cavallaro
"... Abstract For computation-intensive digital signal processing algorithms, complexity is exceeding the processing capabilities of general-purpose digital signal processors (DSPs). In some of these applications, DSP hardware accelerators have been widely used to off-load a variety of algorithms from th ..."
Abstract - Add to MetaCart
Abstract For computation-intensive digital signal processing algorithms, complexity is exceeding the processing capabilities of general-purpose digital signal processors (DSPs). In some of these applications, DSP hardware accelerators have been widely used to off-load a variety of algorithms from

Reconfigurable Computing: A Survey of Systems and Software

by Katherine Compton, Scott Hauck , 2000
"... Due to its potential to greatly accelerate a wide variety of applications, reconfigurable computing has become a subject of a great deal of research. Its key feature is the ability to perform computations in hardware to increase performance, while retaining much of the flexibility of a software solu ..."
Abstract - Cited by 258 (5 self) - Add to MetaCart
Due to its potential to greatly accelerate a wide variety of applications, reconfigurable computing has become a subject of a great deal of research. Its key feature is the ability to perform computations in hardware to increase performance, while retaining much of the flexibility of a software

Automatic application-specific microarchitecture reconfiguration

by Shobana Padmanabhan, Ron K. Cytron, Roger D. Chamberlain, John W. Lockwood, Shobana Padmanabhan, Ron K. Cytron, Roger D. Chamberlain, Shobana Padmanabhan, Ron K. Cytron, Roger D. Chamberlain, John W. Lockwood - In Proc. of 13th Reconfigurable Architectures Workshop , 2006
"... Applications for constrained embedded systems are subject to strict time constraints and restrictive resource utilization. With soft core processors, application developers can customize the processor for their application, constrained by resources but aimed at high application performance. With suc ..."
Abstract - Cited by 7 (3 self) - Add to MetaCart
Applications for constrained embedded systems are subject to strict time constraints and restrictive resource utilization. With soft core processors, application developers can customize the processor for their application, constrained by resources but aimed at high application performance

Application-Specific Customisation of Market Data Feed Arbitration

by Stewart Denholm, Hiroaki Inoue, Takashi Takenaka, Wayne Luk
"... Abstract—Messages are transmitted from financial exchanges to update their members about changes in the market. As UDP packets are used for message transmission, members subscribe to two identical message feeds from the exchange to lower the risk of message loss or delay. As financial trades can be ..."
Abstract - Cited by 1 (1 self) - Add to MetaCart
reconfigurable accelerated approach for market feed arbitration operating at the network level. Multiple arbitrators can operate within a single FPGA to output customised feeds to downstream financial applications. Application-specific customisations are supported by each core, allowing different market feed

Virtual Memory Window for Application-Specific Reconfigurable Coprocessors

by Miljan Vuletic, Laura Pozzi, Paolo Ienne , 2004
"... Reconfigurable Systems-on-Chip (SoCs) on the market consist of full-fledged processors and large Field-Programmable Gate-Arrays (FPGAs). The latter can be used to implement the system glue logic, various peripherals, and applicationspecific coprocessors. Using FPGAs for application-specific coproces ..."
Abstract - Cited by 21 (7 self) - Add to MetaCart
Reconfigurable Systems-on-Chip (SoCs) on the market consist of full-fledged processors and large Field-Programmable Gate-Arrays (FPGAs). The latter can be used to implement the system glue logic, various peripherals, and applicationspecific coprocessors. Using FPGAs for application-specific

Application-specific signatures for transactional memory in soft processors,”in ARC

by Martin Labrecque, Mark Jeffrey, J. Gregory Steffan , 2010
"... Abstract. As reconfigurable computing hardware and in particular FPGA-based systems-on-chip comprise an increasing number of processor and accelerator cores, supporting sharing and synchronization in a way that is scalable and easy to program becomes a challenge. Transactional memory (TM) is a poten ..."
Abstract - Cited by 9 (5 self) - Add to MetaCart
propose an application-specific signature mechanism for HTM conflict detection. Using both real and projected FPGA-based soft multiprocessor systems that support HTM and implement threaded, shared-memory network packet processing applications, relative to signatures with bit selection we find that our
Next 10 →
Results 1 - 10 of 3,371
Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University