Tools
Sorted by:
Try your query at:
 |
 |
 |
 |
 |
 |
Results 1 - 10
of
4,349
Hardware Acceleration
"... This chapter discusses how you can use hardware accelerators and coprocessing to create more efficient, higher throughput designs in SOPC Builder. This chapter discusses the following topics: ..."
Abstract
- Add to MetaCart
This chapter discusses how you can use hardware accelerators and coprocessing to create more efficient, higher throughput designs in SOPC Builder. This chapter discusses the following topics:
XPATH HARDWARE ACCELERATOR
, 2007
"... KUTTAPPA, SANCHITH. XPath Hardware Accelerator. (Under the direction of ..."
Hardware-Accelerated Silhouette Matching
- In SIGGRAPH Sketches
, 2000
"... A hardware-accelerated algorithm is presented to compute the error between a silhouette in an image and the silhouette of a projected 3D model to estimate the camera position. ..."
Abstract
-
Cited by 2 (1 self)
- Add to MetaCart
A hardware-accelerated algorithm is presented to compute the error between a silhouette in an image and the silhouette of a projected 3D model to estimate the camera position.
Introduction Hardware Acceleration and Emulation
, 2007
"... As integrated circuits become more and more complex the need for fast verification becomes increasingly important. Hardware acceleration is used for fast functional verification. This is an area where software tools for ..."
Abstract
- Add to MetaCart
As integrated circuits become more and more complex the need for fast verification becomes increasingly important. Hardware acceleration is used for fast functional verification. This is an area where software tools for
EDF Feasibility and Hardware Accelerators
"... A feasibility analysis is developed for embedded systems that use hardware accelerators to speed up critical portions of the software system. The scheduling policy analyzed is Earliest Deadline First. The concept of an accelerator-induced idle is introduced along with modifications in representation ..."
Abstract
- Add to MetaCart
A feasibility analysis is developed for embedded systems that use hardware accelerators to speed up critical portions of the software system. The scheduling policy analyzed is Earliest Deadline First. The concept of an accelerator-induced idle is introduced along with modifications
Hardware Accelerated Voxelization
- Computers and Graphics
, 2000
"... This paper presents a hardware accelerated approach to the voxelization of a wide range of 3D objects, including curves#surfaces, solids, and geometric and volumetric CSG models. The algorithms generate slices of the object models using a surface graphics processor to form the #nal volume repres ..."
Abstract
-
Cited by 32 (1 self)
- Add to MetaCart
This paper presents a hardware accelerated approach to the voxelization of a wide range of 3D objects, including curves#surfaces, solids, and geometric and volumetric CSG models. The algorithms generate slices of the object models using a surface graphics processor to form the #nal volume
Hardware Accelerated Imaging Algorithms
"... The contribution shows some new approaches to hardware acceleration of imaging algorithms using combined FPGA and DSP. The novel approach to hardware acceleration focuses on raster based techniques, such as volume rendering and image processing. The paper describes the basic principles of the archit ..."
Abstract
- Add to MetaCart
The contribution shows some new approaches to hardware acceleration of imaging algorithms using combined FPGA and DSP. The novel approach to hardware acceleration focuses on raster based techniques, such as volume rendering and image processing. The paper describes the basic principles
Hardware Acceleration for Cyber Security
"... These days the problem of cyber security is of utmost importance. Massive cyber attacks tar-geting government and mission critical servers can swiftly become an issue of national security. Various approaches for cyber defence and cyber security used to date have been based on soft-ware solutions wit ..."
Abstract
- Add to MetaCart
without hardware acceleration. With the increasing number of network users, services and the current generation of multi-gigabit network links, the amount of transferred data has increased significantly. These facts have rendered many current solutions for network security obsolete. This paper presents
Hardware-Accelerated Simulated Radiography
"... Figure 1: (a) A fuel capsule for inertial confinement fusion showing the fill tube by which Hydrogen fuel is injected. (b) Simulations and experiments indicate that during capsule compression the fill tube may cause a jet to form that may lead to reduced yield. (c) Simulated radiographs are used to ..."
Abstract
-
Cited by 3 (0 self)
- Add to MetaCart
to design diagnostics that can detect the jet during experiments and lead to quantitative measurements of position and velocity. We present the application of hardware accelerated volume rendering algorithms to the simulation of radiographs as an aid to scientists designing experiments, validating
Hardware Accelerated Power Estimation
, 2005
"... In this paper, we present power emulation, a novel design paradigm that utilizes hardware acceleration for the purpose of fast power estimation. Power emulation is based on the observation that the functions necessary for power estimation (power model evaluation, aggregation, etc.) can be implemente ..."
Abstract
-
Cited by 2 (1 self)
- Add to MetaCart
In this paper, we present power emulation, a novel design paradigm that utilizes hardware acceleration for the purpose of fast power estimation. Power emulation is based on the observation that the functions necessary for power estimation (power model evaluation, aggregation, etc.) can
Results 1 - 10
of
4,349
