• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Advanced Search Include Citations

Tools

Sorted by:
Try your query at:
Semantic Scholar Scholar Academic
Google Bing DBLP
Results 1 - 10 of 1,060
Next 10 →

A Backtracking Instruction Scheduler using Predicate-based Code Hoisting to Fill Delay Slots

by Tom Vander Aa, Bing-feng Mei, Bjorn De Sutter
"... Delayed branching is a technique to alleviate branch hazards without expensive hardware branch prediction mechanisms. For VLIW processors with deep pipelines and many issue slots, the instruction scheduler faces the difficult problem of filling the many delay slots. This paper proposes two solutions ..."
Abstract - Add to MetaCart
Delayed branching is a technique to alleviate branch hazards without expensive hardware branch prediction mechanisms. For VLIW processors with deep pipelines and many issue slots, the instruction scheduler faces the difficult problem of filling the many delay slots. This paper proposes two

Multiuser OFDM with Adaptive Subcarrier, Bit, and Power Allocation

by Cheong Yui Wong, Roger S. Cheng, Khaled Ben Letaief , Ross D. Murch - IEEE JOURNAL ON SELECTED AREAS OF COMMUNICATIONS , 1999
"... Multiuser orthogonal frequency division multiplexing (OFDM) with adaptive multiuser subcarrier allocation and adaptive modulation is considered. Assuming knowledge of the instantaneous channel gains for all users, we propose a multiuser OFDM subcarrier, bit, and power allocation algorithm to minimiz ..."
Abstract - Cited by 360 (3 self) - Add to MetaCart
delay spread values and various numbers of users. The results show that our proposed algorithm outperforms multiuser OFDM systems with static time-division multiple access (TDMA) or frequency-division multiple access (FDMA) techniques which employ fixed and predetermined time-slot or subcarrier

Stability and Delay of Finite-User Slotted ALOHA With Multipacket Reception

by Vidyut Naware, Gökhan Mergen, Lang Tong - IEEE TRANS. INFORM. THEORY , 2005
"... The effect of multipacket reception (MPR) on stability and delay of slotted ALOHA based random-access systems is considered. A general asymmetric MPR model is introduced and the medium-access control (MAC) capacity region is specified. An explicit characterization of the ALOHA stability region for t ..."
Abstract - Cited by 56 (1 self) - Add to MetaCart
The effect of multipacket reception (MPR) on stability and delay of slotted ALOHA based random-access systems is considered. A general asymmetric MPR model is introduced and the medium-access control (MAC) capacity region is specified. An explicit characterization of the ALOHA stability region

Slotted FAMA: a MAC protocol for underwater acoustic networks

by Marçal Molins - In IEEE OCEANS’06, Sigapore , 2006
"... Abstract — Long propagation delays and low bit rates of underwater acoustic networks make these systems fundamentally different from the packet radio networks. As a consequence, many of the network protocols designed for radio channels are either not applicable, or have extremely low efficiency over ..."
Abstract - Cited by 110 (13 self) - Add to MetaCart
Abstract — Long propagation delays and low bit rates of underwater acoustic networks make these systems fundamentally different from the packet radio networks. As a consequence, many of the network protocols designed for radio channels are either not applicable, or have extremely low efficiency

On Bistable Region of Slotted-ALOHA Systems with Delay Constraints

by Takayuki Horiuchi , Katsumi Sakakibara , Jumpei Taketsugu , 2016
"... Abstract Bistable behavior of slotted ALOHA systems has been extensively investigated. It is proved that bistable region can be eliminated by limiting the number of allowable transmission attempts per packet to eight or less. In this paper, we investigate bistable behavior of slotted ALOHA systems ..."
Abstract - Add to MetaCart
with delay constraints in terms of the catastrophe theory. A lifetime of a packet is confined within D slots, that is, a packet will be discarded after timer of D time-slots expired, unless packet transmission succeeds. Letting r be the packet transmission probability in a slot, we indicate that there exists

Filling and Slotting : Analysis and Algorithms

by Andrew Kahng, Gabriel Robins, Anish Singh, Huijuan Wang, Er Zelikovsky - Proc. ACM/IEEE Intl. Symp. on Physical Design , 1998
"... In very deep-submicron VLSI, certain manufacturing steps -- notably optical exposure, resist development and etch, chemical vapor deposition and chemical-mechanical polishing (CMP)-- have varying effects on device and interconnect features depending on local characteristics of the layout. To make th ..."
Abstract - Cited by 22 (15 self) - Add to MetaCart
in the layout. Today, however, physical design and verification tools cannot remain oblivious to such foundry post-processing. Without an accurate estimate of the filling and slotting, RC extraction, delay calculation, and timing and noise analysis flows will all suffer from wild inaccuracies. Therefore, future

Stability and Delay of Finite User Slotted ALOHA with Multipacket Reception

by Vidyut Naware, Gökhan Mergen, Lang Tong - IEEE Trans. Inform. Theory , 2003
"... The effect of Multipacket Reception (MPR) on stability and delay of slotted ALOHA based random access systems is considered. A general asymmetric MPR model is introduced and the MAC capacity region is specified. An explicit characterization of the ALOHA stability region for the two user system is ..."
Abstract - Cited by 36 (9 self) - Add to MetaCart
The effect of Multipacket Reception (MPR) on stability and delay of slotted ALOHA based random access systems is considered. A general asymmetric MPR model is introduced and the MAC capacity region is specified. An explicit characterization of the ALOHA stability region for the two user system

Monsoon: an explicit token-store architecture

by Gregory M. Papadopoulos - In Proc. of the 17th Annual Int. Symp. on Comp. Arch , 1990
"... Dataflow architectures tolerate long unpredictable com-munication delays and support generation and coordi-nation of parallel activities directly in hardware, rather than assuming that program mapping will cause these issues to disappear. However, the proposed mecha-nisms are complex and introduce n ..."
Abstract - Cited by 194 (13 self) - Add to MetaCart
Dataflow architectures tolerate long unpredictable com-munication delays and support generation and coordi-nation of parallel activities directly in hardware, rather than assuming that program mapping will cause these issues to disappear. However, the proposed mecha-nisms are complex and introduce

Analysing TDMA with Slot Skipping

by Björn Andersson, Eduardo Tovar, Nuno Pereira, Björn Andersson, Eduardo Tovar, Nuno Pereira - In Proceedings of the 26th IEEE RealTime Systems Symposium , 2005
"... Distributed real-time systems in all their forms, for example in-vehicle electronics, factory-floor controls or wireless sensor systems, need to communicate with bounded delays. TDMA (time division multiple access) protocols solve this by assigning messages to time slots such that no two nodes trans ..."
Abstract - Cited by 6 (1 self) - Add to MetaCart
Distributed real-time systems in all their forms, for example in-vehicle electronics, factory-floor controls or wireless sensor systems, need to communicate with bounded delays. TDMA (time division multiple access) protocols solve this by assigning messages to time slots such that no two nodes

Branch With Masked Squashing in Superpipelined Processors

by Ching-Long Su, Alvin M. Despain, Ching-long Su Alvin , 1994
"... The performance of a superpipeline processor heavily relies on its branch performance. Traditional branch strategies used in pipelined processors are delayed branches and branch with squashing. Delayed branches use safe instructions to fill delay slots. However, for a deeply pipelined processor, a c ..."
Abstract - Add to MetaCart
The performance of a superpipeline processor heavily relies on its branch performance. Traditional branch strategies used in pipelined processors are delayed branches and branch with squashing. Delayed branches use safe instructions to fill delay slots. However, for a deeply pipelined processor, a
Next 10 →
Results 1 - 10 of 1,060
Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University