• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Tools

Sorted by:
Try your query at:
Semantic Scholar Scholar Academic
Google Bing DBLP
Results 1 - 10 of 55,858
Next 10 →

Table 1 Prescribed system architecture

in Part B Chapter 3
by Requirements Analysis In
"... In PAGE 6: ...2.2 Prescribed System Architecture The system architecture is completely prescribed, as in Figure 4; see Table1 for a structured ... ..."

Table 1. Enterprise System Architecture

in Towards Security of Integrated Enterprise Systems Management
by Alexander D. Korzyk, Sr.
"... In PAGE 3: ... 2.4 Proposed Enterprise System Architecture (ESA) ERP systems must be able to work in an architecture such as the one proposed in Table1 . I determined the three stacks of ESA from reviewing the relationships that appear to be operating in complex enterprise systems.... ..."

Table 1. System Architecture Parameters

in Analytic Evaluation of Shared-Memory Systems with ILP Processors
by Daniel J. Sorin, Vijay S. Pai, Sarita V. Adve, Mary K. Vernon, David A. Wood
"... In PAGE 3: ... Consequently, they do not reserve MSHRs or other cache resources. 3 Model Parameters Table1 defines the system architecture parameters, in- cluding the values that are used in the baseline architecture in Section 5. Occupancies are in units of CPU cycles.... ..."

Table 1. System Architecture Parameters

in To appear in 25th Annual International Symposium on Computer Architecture Analytic Evaluation of Shared-Memory Systems with ILP Processors
by Daniel J. Sorin, Vijay S. Pai, Sarita V. Adve, Mary K. Vernon, David A. Wood
"... In PAGE 3: ... Consequently, they do not reserve MSHRs or other cache resources. 3 Model Parameters Table1 defines the system architecture parameters, in- cluding the values that are used in the baseline architecture in Section 5. Occupancies are in units of CPU cycles.... ..."

Table 1. System Architecture Parameters

in Analytic Evaluation of Shared-Memory Architectures
by Daniel J. Sorin, Jonathan L. Lemon, Derek L. Eager, Mary K. Vernon 2003
"... In PAGE 4: ... Unlike the RSIM architecture, there are no cache-to-cache transfers; instead the home node is responsible for collecting invalidations before acknowledging a request for exclusive permission. Table1 de nes the system architecture parameters, including the values that are used in the validation experi- ments in Section 5.... In PAGE 17: ... This coupling of the DC and NI may, in some cases, create a bottleneck, especially as processor speed increases relative to memory speed. An interesting architectural question that can be quickly assessed with the model is the performance gain that could be achieved by decoupling the NI from the DC, given that the DC is twice as slow relative to the processor speed as compared to the default values in Table1 . Figure 11 shows that, for an 8-way parallel execution of Radix (barrier 2), decoupling the NI and the DC reduces the cycle count of the barrier from 163k to 124k and moves the bottleneck from CPU 3 to CPU 7.... ..."
Cited by 3

Table 1. System Architecture Parameters

in A Customized MVA Model for ILP Multiprocessors
by Daniel Sorin, Mary K. Vernon, Vijay S. Pai, Sarita V. Adve, David A. Wood 1998
"... In PAGE 2: ...2 Model Parameters Model parameters can be classified as either describing the system or describing the application. Table1 defines the system parameters, while Table 2 summarizes the application parameters. From the parameters in Table 2, we can compute the probabilities of the protocol transactions in Table 3.... ..."
Cited by 1

Table 1. System Architecture Parameters

in A Customized MVA Model for ILP Multiprocessors
by Daniel J. Sorin , Mary K. Vernon, Vijay S. Pai, Sarita V. Adve, David A. Wood
"... In PAGE 2: ...2 Model Parameters Model parameters can be classified as either describing the system or describing the application. Table1 defines the system parameters, while Table 2 summarizes the application parameters. From the parameters in Table 2, we can compute the probabilities of the protocol transactions in Table 3.... ..."

TABLE I SUMMARY OF SYSTEM ARCHITECTURES.

in unknown title
by unknown authors 2005
Cited by 9

Table 1. Strengths of system architectures

in Assessment of Scaleable Database Architectures for CDR Analysis – An Experimental Approach –
by Sietse Dijkstra, Willem Jonker, Jeroen Wijn

Table A3-1 Fixed-income trading systems (continued)

in Contents
by Stijn Claessens, Thomas Glaessner, Daniela Klingebiel
Next 10 →
Results 1 - 10 of 55,858
Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University