• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Tools

Sorted by:
Try your query at:
Semantic Scholar Scholar Academic
Google Bing DBLP
Results 1 - 10 of 455
Next 10 →

Architectural support for shadow memory in multiprocessors

by Vijay Nagarajan, Rajiv Gupta - In VEE , 2009
"... Runtime monitoring support serves as a foundation for the important tasks of providing security, performing debugging, and improving performance of applications. Often runtime monitoring requires the maintenance of information associated with each of the application’s original memory location, which ..."
Abstract - Cited by 18 (6 self) - Add to MetaCart
Runtime monitoring support serves as a foundation for the important tasks of providing security, performing debugging, and improving performance of applications. Often runtime monitoring requires the maintenance of information associated with each of the application’s original memory location

On the Implementation of Pfair-scheduled Multiprocessor Systems

by Philip L. Holman , 2004
"... The goal of this dissertation is to extend the Pfair scheduling approach in order to enable its efficient implementation on a real-time multiprocessor. At present, Pfair scheduling is the only known means for optimally scheduling recurrent real-time tasks on multiprocessors. In addition, there has b ..."
Abstract - Cited by 30 (12 self) - Add to MetaCart
The goal of this dissertation is to extend the Pfair scheduling approach in order to enable its efficient implementation on a real-time multiprocessor. At present, Pfair scheduling is the only known means for optimally scheduling recurrent real-time tasks on multiprocessors. In addition, there has

FT-MPI: Fault Tolerant MPI, supporting dynamic applications in a dynamic world

by Graham E. Fagg, Jack J. Dongarra , 2000
"... . Initial versions of MPI were designed to work efficiently on multiprocessors which had very little job control and thus static process models, subsequently forcing them to support dynamic process operations would have effected their performance. As current HPC systems increase in size with hig ..."
Abstract - Cited by 128 (16 self) - Add to MetaCart
. Initial versions of MPI were designed to work efficiently on multiprocessors which had very little job control and thus static process models, subsequently forcing them to support dynamic process operations would have effected their performance. As current HPC systems increase in size

StarOS, a Nlultiprocessor Operating System for the Support of Task Forces

by Anita K. Jones, Robert J. Chansler, Ivor Durham, Karsten Schwans, Steven R. Vegdahl
"... multlprocessor operating system, specifically designed to support task forces, large collections of concurrently executing processes that cooperate to accomplish a single purpose. StarOS has been implemented at Carnegie-Mellon University for the 50 processor Cm * multi-microprocessor computer. In th ..."
Abstract - Add to MetaCart
multlprocessor operating system, specifically designed to support task forces, large collections of concurrently executing processes that cooperate to accomplish a single purpose. StarOS has been implemented at Carnegie-Mellon University for the 50 processor Cm * multi-microprocessor computer

Supporting task migration in multi-processor systems-on-chip: a feasibility study

by Stefano Bertozzi, Andrea Acquaviva, Davide Bertozzi, Antonio Poggiali - Proc , 2006
"... With the advent of multi-processor systems-on-chip, the interest in process migration is again on the rise both in research and in product development. New challenges associated with the new scenario include increased sensitivity to implementation complexity, tight power budgets, requirements on exe ..."
Abstract - Cited by 29 (1 self) - Add to MetaCart
for the constraints of single chip multiprocessors with distributed operating systems. Load balancing in the system is maintained by means of intelligent initial placement and task migration. We propose a user-managed migration scheme based on code checkpointing and user-level middleware support as an effective

ATLAS: A Chip-Multiprocessor with Transactional Memory Support

by Njuguna Njoroge, Jared Casper, Sewook Wee, Yuriy Teslyar, Daxia Ge, Christos Kozyrakis, Kunle Olukotun
"... Chip-multiprocessors are quickly becoming popular in embedded systems. However, the practical success of CMPs strongly depends on addressing the difficulty of multithreaded application development for such systems. Transactional Memory (T M) promises to simplify concurrency management in multithread ..."
Abstract - Cited by 8 (1 self) - Add to MetaCart
PC cores that access coherent shared memory in a transactional manner. The data cache for each core is modified to support the speculative buffering and conflict detection necessary for transactional execution. We have mapped ATLAS to the BEE2 multi-FPGA board to create a full-system prototype

File System Support for Delta Compression

by Joshua P. MacDonald , 2000
"... Delta compression, which consists of compactly encoding one le version as the result of changes to another, can improve eciency in the use of network and disk resources. Delta compression techniques are readily available and can result in compression factors of ve to ten on typical data. Managing de ..."
Abstract - Cited by 69 (0 self) - Add to MetaCart
-compressed storage. Existing tools for managing delta-compressed storage suer from weak le system support. Lack of transaction support is responsible for inecient application behavior. The only atomic operation in the traditional le system forces unnecessary disk activity due to copying costs. I will demonstrate

A Flexible Scheme for Scheduling Fault-Tolerant Real-Time Tasks on Multiprocessors

by Michele Cirinei, Enrico Bini, Alberto Ferrari, Scuola Superiore Sant’anna
"... The recent introduction of multicore system-on-a-chip architectures for embedded systems opens a new range of possibilities for both increasing the processing power and improving the fault-robustness of real-time embedded applications. Fault-tolerance and performance are often contrasting requiremen ..."
Abstract - Cited by 6 (0 self) - Add to MetaCart
-off parallelism with fault-tolerance in a multicore hardware architecture. Our technique is based on a combination of hardware mechanisms and real-time operating system mechanisms. In particular, we apply hierarchical scheduling techniques to efficiently support fault-tolerant, fault-silent and non

CoMOS: An Operating System for Heterogeneous Multi-Processor Sensor Devices

by unknown authors
"... Abstract — This paper presents the architectural design and implementation of CoMOS, a component messaging based oper-ating system for mobile sensing and communication devices with multiple, heterogeneous processors. Potential applications of these devices include personal voice or video services, h ..."
Abstract - Add to MetaCart
, health monitor-ing, and environmental sensing. To enable timely processing of environmental or user events and energy-efficient operations, the system uses a stack-based preemption mechanism and supports task migration and fine-grained resource scheduling. At the center of the architecture is a processor

Operating System Support for Adaptable Real-Time Systems

by Thomas Leblanc, Evangelos P. Markatos - In Proceedings of the Seventh IEEE Workshop on Real-Time Operating Systems and Software , 1990
"... This paper outlines our plans for a real-time systems research program to support the longterm goal of developing intelligent robots. The distinguishing characteristic of our approach to real-time systems is an emphasis on system adaptability in a dynamic real-world environment. We achieve adaptabil ..."
Abstract - Cited by 5 (0 self) - Add to MetaCart
This paper outlines our plans for a real-time systems research program to support the longterm goal of developing intelligent robots. The distinguishing characteristic of our approach to real-time systems is an emphasis on system adaptability in a dynamic real-world environment. We achieve
Next 10 →
Results 1 - 10 of 455
Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University