Tools
Sorted by:
Try your query at:
 |
 |
 |
 |
 |
 |
Results 1 - 10
of
32
Reconfigurable Hardware Support for Photoshop Plug-Ins
"... The goal of this project is to explore the feasibility of using field programmable gate arrays (FPGAs) to speed program execution up. FPGAs implement arbitrary circuits and have been highly successful at exploiting bit-level parallelism in applications such as image processing [splash2]. Our work ap ..."
Abstract
- Add to MetaCart
applies this technology towards, Adobe Photoshop, a widely-used image processing package for commodity PCs. 2 Discussion There are two classical approaches in computer architecture. One, design a general processor, capable of doing many things at the cost of speed, or two, design a special purpose
Towards Development on a Silicon-based Cellular Computing Machine
, 2005
"... Today’s reconfigurable technology provides vast parallelism that may be exploited in the design of a cellular computing machine. In this work a virtual Sblock FPGA is implemented on an existing FPGA, achieving not only an architecture in keeping with cellular computing principles but also suited to ..."
Abstract
-
Cited by 9 (1 self)
- Add to MetaCart
Today’s reconfigurable technology provides vast parallelism that may be exploited in the design of a cellular computing machine. In this work a virtual Sblock FPGA is implemented on an existing FPGA, achieving not only an architecture in keeping with cellular computing principles but also suited
Renesse, “Toward a reliable, secure and fault tolerant smart grid state estimation
- in the cloud,” in Innovative Smart Grid Technologies. Washington DC, USA: IEEE-PES
, 2013
"... Abstract—The collection and prompt analysis of synchrophasor measurements is a key step towards enabling the future smart power grid, in which grid management applications would be deployed to monitor and react intelligently to changing conditions. The potential exists to slash inefficiencies and to ..."
Abstract
-
Cited by 6 (3 self)
- Add to MetaCart
, explains how the desired system maps to a cloud architecture, identifies limitations in the standard cloud infrastructure relative to the needs of this usecase, and then shows how we adapt the basic cloud platform options with sophisticated technologies of our own to achieve the required levels
Y.Park, “Experience with a retargetable compiler for a commercial network processor
- in In Proceedings of International Conference on Compilers, Architecture and Synthesis for Embedded Systems
, 2002
"... The Paion PPII network processor is designed to meet the growing need for new high bandwidth network equipment. In order to rapidly reconfigure the processor for frequently vary-ing internet services and technologies, a high performance compiler is urgently needed. Albeit various code generation tec ..."
Abstract
-
Cited by 8 (1 self)
- Add to MetaCart
The Paion PPII network processor is designed to meet the growing need for new high bandwidth network equipment. In order to rapidly reconfigure the processor for frequently vary-ing internet services and technologies, a high performance compiler is urgently needed. Albeit various code generation
COALITION COMMAND AND CONTROL IN THE NETWORKED ERA Title: Mechanisms for Agility Topic: C2 Experimentation, C2 Architecture, Coalition Interoperability
"... This paper is based on research undertaken for the United Kingdom Ministry of Defence and is covered in whole by Crown Copyright. This paper is part of a set of papers by Dstl and QinetiQ which aim to bring together a number of strands of work from the research area to identify the challenges (techn ..."
Abstract
- Add to MetaCart
-time reconfiguration, placing the tools for agility into the hands of military users in theatre, rather than service providers at home. We demonstrate that such run-time tools are possible via a proof-of-concept software application called Decision Desktop. It is thus not technology that is the leading constraint
Control unit for parallel embedded system
- in "Workshop ReCoSoC 2006, Reconfigurable Communication-Centric SoCs
, 2006
"... ABSTRACT New integration methodologies as IP reuse have become more and more popular since few years. These methodologies represent an opportunity to reduce the gap between the integration capacities and the ability of the designers to develop complex systems. SOC (System On Chip), that are compose ..."
Abstract
-
Cited by 1 (0 self)
- Add to MetaCart
-path or reconfigurable structures). As example, DART is a reconfigurable coarse-grained architecture in which the operators and the datapath are dynamically reconfigurable As we briefly show upper, the management of computation and exploitation of the potential parallelism of the application is a key for the system
SIMULATION, DEVELOPMENT AND DEPLOYMENT OF MOBILE WIRELESS SENSOR NETWORKS FOR MIGRATORY BIRD TRACKING
, 2012
"... This thesis presents CraneTracker, a multi-modal sensing and communication system for monitoring migratory species at the continental level. By exploiting the robust and extensive cellular infrastructure across the continent, traditional mobile wireless sensor networks can be extended to enable reli ..."
Abstract
- Add to MetaCart
This thesis presents CraneTracker, a multi-modal sensing and communication system for monitoring migratory species at the continental level. By exploiting the robust and extensive cellular infrastructure across the continent, traditional mobile wireless sensor networks can be extended to enable
Results 1 - 10
of
32
