• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Tools

Sorted by:
Try your query at:
Semantic Scholar Scholar Academic
Google Bing DBLP
Results 1 - 10 of 26,812
Next 10 →

Table 1: Video Signal Processors Architecture Comparison

in unknown title
by unknown authors 1997
"... In PAGE 4: ... The numbers given in the tables are for the Chronus CMOS implementation of the MediaProcessor. The specialized processing element referred to in Table1 is the unit supporting \extended mathematics quot;: Galois eld multiply and polynomial multiply/divide. 1.... ..."

Table 1: Video Signal Processors Architecture Comparison

in unknown title
by unknown authors 1997
"... In PAGE 4: ... The numbers given in the tables are for the Chronus CMOS implementation of the MediaProcessor. The specialized processing element referred to in Table1 is the unit supporting n5cextended mathematics quot;: Galois n0celd multiply and polynomial multiplyn2fdivide. 1.... ..."

Table 3: Video Signal Processors Bandwidth Hierarchies

in unknown title
by unknown authors 1997

Table 3: Video Signal Processors Bandwidth Hierarchies

in unknown title
by unknown authors 1997

Table 1. Noise and artefacts in video signals

in A New Video Noise Reduction Algorithm Using Spatial Subbands
by Aishy Amer, Hartmut Schröder
"... In PAGE 1: ... Various noise reduction techniques make var- ious assumptions, depending on the type of images and the goals of the image restoration. Depending on the application, various types of noise can be distinguished ( Table1 ). Noise may be generated by signal pick-up in the television camera or by lm grain in the cine camera.... ..."

Table 4: Video Signal Proc. Technology Comparison

in unknown title
by unknown authors 1997

Table 4: Video Signal Proc. Technology Comparison

in unknown title
by unknown authors 1997

Table A1 - Indications produced on various types of programme meter by sine-waves at programme and alignment levels.

in unknown title
by unknown authors

Table 3: Power Reduction with Unfolding and Multiple Programmable Processors

in Power Optimization in Programmable Processors and ASIC Implementations of Linear Systems: Transformation-based Approach
by Mani Srivastava, Miodrag Potkonjak

Table 4.1. Processor hierarchy [Comer03] Level Processor Type Programmable? On

in Offloading Multimedia Proxies using Network Processors
by Cand Scient Thesis, Øyvind Hvamstad, Øyvind Hvamstad 2004
Next 10 →
Results 1 - 10 of 26,812
Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University