• Documents
  • Authors
  • Tables
  • Log in
  • Sign up
  • MetaCart
  • DMCA
  • Donate

CiteSeerX logo

Tools

Sorted by:
Try your query at:
Semantic Scholar Scholar Academic
Google Bing DBLP
Results 1 - 10 of 10,553
Next 10 →

Table 2: CPU utilization affected by I/O interrupt

in Project Summary Report: Bandwidth Estimations and Its Applications
by Jin Guojun 2001
"... In PAGE 3: ... Instead, the interrupt is delayed for up to a given amount of time (the interrupt moderation period) in hopes of other packets arriving during that time can be served by the same interrupt. Table2 shows how interrupt coalescing affects CPU utilization, thus increasing the network throughput. TCP/IP packets are 1500 bytes for all measurements.... ..."

Table 1. Hardware components and their related performance metrics.

in 1. Introduction How Many Guests Can You Serve?- On the Number of Partitions
by Yiping Ding, Ethan Bolker
"... In PAGE 2: ... A virtualized system cannot deliver performance beyond what the physical hardware is capable of providing after subtracting the overhead required to manage the virtualization. Table1 contains a list of major components that may be either virtual or physical. The capacity or capability of each physical component may be specified by the hardware manufacturer or measured by some accepted methodology.... In PAGE 2: ... Studies have shown that the measurements taken at the logical component level may differ significantly from corresponding measurements at the Virtualization Manager level [BD]. In this paper, we assume that all measurements for the performance metrics defined in Table1 are collected at the Virtualization Manager level. Suppose a virtualized system has n partitions or guests, n G G G , , , 2 1 L , running on a physical system whose four hardware components are Processor P, Memory M, I/O subsystem D, and Network N.... ..."

Table 5: FPGA Utilization

in Quantitative Measurements of FPGA Utility in Special and General Purpose Processors
by Barry S. Fagin 1993
"... In PAGE 11: ... FPGAs reduce costs in other ways, include shrinking total area, design time, and system complexity. Finally, Table5 shows the utilization of logic blocks and i/o blocks for each device. We present these values separately as each may serve as a limiting factor in FPGA use.... In PAGE 14: ... When examining candidate devices, pin counts may become more important. As shown in Table5 , 6 of the 9 devices were i/o-limited rather than logic limited. We also found it difficult to combine logic efficiency with pin efficiency; in no case were we able to obtain 90% utilization or higher of both logic modules and i/o.... ..."
Cited by 6

Table 3. Buffer Utilization

in SPAX: A New Parallel Processing System for Commercial Applications
by Woo-jong Hahn, Kee-wook Rim
"... In PAGE 6: ... Table 2 and table 3 shows buffer utilizationfor the Xcent routers and nodes. It appears from Table3 that the Xcent buffer utilization is not high to be a performance limit in various disk cache miss ratios. On the other hand,data buffer on the IO node(ION) can be a bottleneck when we have enough number of disks per node.... ..."

Table 9: Projected Processing Power and Storage Needed to Drive Various Types of I/O Interconnect to 50% Utilization.

in Abstract
by Windsor W. Hsu, Alan Jay Smith, Personal Computer, Server Workloads, Windsor W. Hsu, Alan Jay Smith 2002
"... In PAGE 13: ...ith an average of only 0.24 Mb of I/O per GB of storage. Based on these results, we project the amount of processing power and storage space that will be needed to drive various types of I/O interconnect to 50% utilization. The results are summarized in Table9 . Note that all the modern I/O inter- connects offer Gb/s bandwidth.... ..."

Table 1: FPGA Resource Utilization Flip-Flops Cells I/O Pins Busses Equivalent

in Designing a Partially Reconfigured System
by J. D. Hadley, B. L. Hutchings 1995
"... In PAGE 8: ...Table1 list the FPGA resources used in each of the four con gurations. The resources are divided into four categories: ip- ops, FPGA programmable cells, user programmable Input/Output pins, and interconnection busses.... ..."
Cited by 9

Table 6 Projected processing power and storage needed to drive various types of I/O interconnect to 50 percent utilization

in
by unknown authors
"... In PAGE 11: ... Based on these results, we project the amount of processing power and stor- age space that will be needed to drive various types of I/O interconnect to 50 percent utilization. The re- sults are summarized in Table6 . Note that all the modern I/O interconnects offer Gb/s bandwidth.... ..."

Table 4. Experimental results - IO/Msg workload - 16 Processors 16 Processors Jobs Completed Utilization (%) With Runtime Information. 53 79 Without Runtime Information 40 62 Results for the IO/Msg/Emb workload are shown in gure 5. The greater exibility of the modi ed gang algorithm to deal with I/O intensive and embar- rassingly parallel jobs results in an increase in throughput and utilization. It is worth noting, however, that the in uence of idle time due to I/O bound jobs is

in Improving Parallel Job Scheduling Using Runtime Measurements
by Fabricio Alves Barbosa da Silva, Isaac D. Scherson

Table 5 - Press FMEA

in Derivation of Safety Requirements for Simple Computer-Based Control Systems
by Brenton Atchison, Brenton Atchison, Peter Lindsay, Peter Lindsay

Table/press

in © 1999 Springer-Verlag London Limited A Case Study in Design and Verification of Manufacturing System Control Software with Hierarchical Petri Nets
by M. Heiner, P. Deussen, J. Spranger
Next 10 →
Results 1 - 10 of 10,553
Powered by: Apache Solr
  • About CiteSeerX
  • Submit and Index Documents
  • Privacy Policy
  • Help
  • Data
  • Source
  • Contact Us

Developed at and hosted by The College of Information Sciences and Technology

© 2007-2019 The Pennsylvania State University