A 0.25-μm, 600-MHz, 1.5-V, Fully Depleted SOI CMOS 64-Bit Microprocessor

Sung Bae Park, Young Wug Kim, Young Gun Ko, Kwang Il Kim, Il Kwon Kim, Hee-Sung Kang, Jin Oh Yu, and Kwang Pyuk Suh, *Member, IEEE*

Abstract—A 0.25- μ m, four-layer-metal, 1.5-V, 600-MHz, fully depleted (FD) silicon-on-insulator (SOI) CMOS 64-bit ALPHA1 microprocessor integrating 9.66 million transistors on a 209-mm² silicon die has been developed leveraging the existing bulk design. FD-SOI technology is used because it has better immunity for dynamic leakage current than partially depleted SOI in high-speed dynamic circuits without body contact. C–V characteristics of metal-oxide-silicon-oxide-silicon with and without source-drain junctions are described to explain the behavior of FD-SOI transistor. Race, speed, and dynamic stability have been simulated to reassure the circuit operation. Key process features are shallow trench isolation, 4-nm gate oxide, 30-nm co-silicide, 46-nm silicon film, and 200-nm buried oxide. The FD-SOI microprocessor runs 30% faster than that of bulk, and it passes the reliability and system test.

Index Terms—Cascode voltage switch logic (CVSL), chemical mechanical polishing (CMP), circuits, CMOS, critical path, C–V, dynamic CMOS circuit design, floating body effect (FBE), fully depleted, microprocessor, partially depleted, race, short channel effect (SCE), silicon on insulator (SOI), threshold voltage.

I. INTRODUCTION

LPHA microprocessor speed has been improved 31% per year since 1992, and it will reach up to 3.5 GHz by 2004 at this rate. But when a CMOS technology advances beyond $0.25 \ \mu$ m, the speed benefits from scaling down begin to taper off. There are more severe problems such as short channel effects (SCE's), thin gate oxide, poor subthreshold slope, large parasitics, low operating voltage, and large interconnect delay. These problems limit the improvement of each new process generation. Many boosting technologies such as SOI, Cu, and flip-chip package have been developed to compensate for these problems. The speed impact of these technologies is shown in Fig. 1 as a dashed line based on assumptions in Table I.

A 0.25-µm, four-layer-metal, 1.5-V, 600-MHz, fully depleted silicon-on-insulator (FD-SOI) CMOS 64-bit microprocessor [1] integrating 9.66 million transistors on a 209mm² silicon die has been developed leveraging the existing bulk design [2]–[9]. The implementation and the technology features are in Tables II and III, respectively.

II. MICROARCHITECTURE

This microprocessor uses outstanding CMOS circuit design technique and methodology [10] to achieve the highest

TABLE I Speed Tradeoffs

Start with Alpha 21264A 1GHz @2.0V, 0.25µm 6-metal bulk CMOS wire bonding				
• SOI (C _j reduction):	Speed Increase = $1.2X$	=> 1.2GHz		
• Flip-chip (IR drop reduction):	Speed Increase = 1.1X	=> 1.3GHz		
• Cu (R _{int} reduction):	Speed Increase $= 1.1 X$	=> 1.4GHz		
• Low-k (C _{int} reduction):	Speed Increase = 1.05X	=> 1.5GHz		
• Design (critical path improvement):	Speed Increase = 1.1X	=> 1.6GHz		
Low Vdd (voltage reduction):	Speed Increase = 1.3X	=> 2.1GHz		
• Scaling (0.25µm ->0.18µm):	Speed Increase = 1.5X	=> 3.2GHz		
• Scaling (0.18µm ->0.13µm):	Speed Increase = 1.5X	=> 4.8GHz		

TABLE II IMPLEMENTATION FEATURES

- Nominal Vddi: 1.5V \pm 100mV / Vdd: 2.0V \pm 100mV
- 600MHz 14W @Vddi = 1.5V, Vdd = 2.0V and 85°C
- 9.66 Million Transistors @14.4mm x 14.5mm (209mm²)
- 8K ICache and 8K Dual Read DCache
- 96K 3-Way Set Associative SCache
- 4-Way Superscalar: 2 Integer Pipe, 2 Floating Point Pipe
- 499 Pin IPGA (296 Signal Pins, 200 Vddi/Vdd/Vss, 3 Unused)
- 0.25µm Gate Length @0.35µm Drawn Database

TABLE III Technology Features

- 0.25µm 4-Metal FD-SOI CMOS
- SOI Thickness: 46nm
- BOX Thickness: 200nm
- · Isolation: Shallow Trench Isolation
- Gate Oxide: 4nm GNOX
- Transistor: Dual Gate Co-Silicide
- V_{TN}/V_{TP}: 0.36V/-0.36V
- Subthreshold Swing: 74mV/dec for nMOSFET

speed in a given microarchitecture and technology. This work demonstrates that a microprocessor that integrates the highperformance microarchitecture as shown in Fig. 2 can be successfully implemented using FD-SOI CMOS technology.

Manuscript received March 26, 1999; revised June 13, 1999.

The authors are with Samsung Electronics Co., Kyungki-do, Korea.

Publisher Item Identifier S 0018-9200(99)08346-8.



Fig. 1. Alpha CPU speed versus time. Dashed line shows the speed boost thanks to emerging technologies such as SOI, Cu, and flip-chip package.



Fig. 2. Microarchitecture overview. Note the three major streams: instruction, execution, and memory.

III. SOI CMOS TECHNOLOGY

A. Technology Tradeoffs

There are many advantages in SOI such as reduction in junction capacitance, reduction of dynamic power, high immunity to soft errors, improvement in packing density and latchup, low operating voltage, more stacked transistors, candidate for double gate transistor [11], excellent microwave characteristics [12], candidate for high-temperature applications [13] and perfect isolation by simple fabrication process. Despite of all these advantages, SOI has not been commercially successful due to inherent problems in material, process, device, and design. SOI is a less mature technology for mass production of low-cost, low-defect density wafer and process, and it needs critical control of the silicon thickness and surface microroughness. A 50-nm film with 5-nm nonuniformity across the wafer can result in V_t instability of ~0.1 V [14], and microroughness below 0.5-nm rms is critical for wafer bonding [15]. High series resistance associated with sourcedrain in SOI dramatically reduces the output currents in thin silicon film. The body is floating in SOI and results in floating



TABLE IV PD-SOI VERSUS FD-SOI

Fig. 3. (a) Schematic cross section of the FD-SOI NMOS transistor. (b) Depletion width at $Q_{ssf} = 0.1$ fC/ μ m².

body effects (FBE's) such as kink current, low breakdown voltage, hysteresis, and self-heating, though the self-heating can be neglected in most digital circuits due to high-speed switching [16].

It is common to provide the body contact to minimize the FBE [17]. Source engineering to lower the diffusion potential is also used to mitigate the FBE by recombination of the impact ionized carriers [18]. FD-SOI assumes no neutral region in the body so that the impact ionized carriers can be injected into the source by gradual diffusion or recombination. FD-SOI technology has been more promising than partially depleted (PD)-SOI in that it has less FBE without body contact. It also provides inherent immunity to SCE due to thin film thickness, which removes the shared depletion charge section. FD-SOI provides excellent scaling properties [19], steep subthreshold slope, stable dynamic operations, and reduced hot-electron effects due to less steep potential drop near the drain induced by back gate. FD-SOI allows a lighter substrate doping for SCE, and it improves transconductance for less velocity saturation due to reduction of lateral field.

However, FD-SOI has many shortcomings. It is difficult to control the V_t , which is coupled by back gate bias in FD-SOI, and also it is dependent on the uniformity of film thickness. PD-SOI may have better short channel effects if it scales down to the 100-nm regime. Also, PD-SOI has higher breakdown voltage, higher driving current, and better series resistance in source-drain. FD-SOI is more sensitive to total dose effects, which control the state densities of oxide interfaces. The pros and cons for FD-SOI and PD-SOI are listed in Table IV.

B. FD-SOI Transistor

FD-SOI has excellent features compared to bulk and PD-SOI not only for the digital but also for the analog circuits [20], [21]. The cross section of the FD-SOI NMOS transistor used in this work is shown in Fig. 3(a). The 46-nm silicon thickness makes the body deplete in all operation ranges. Vertical depletion width at 0-V gate bias is reached up to 65 nm, as shown in Fig. 3(b), when the $Q_{\rm ssf}$ (oxide surface state charge for front gate) is assumed to be 0.1 fC/ μ m². Lateral



Fig. 4. Dynamic leakage current: (a) FD-SOI and (b) PD-SOI.



Fig. 5. Low- and high-frequency C-V curve for MOSOS structure.

depletion widths are also shown for each bias condition. The level of depletion provides the explanation for kinks and dynamic instabilities for FD-SOI where the mechanism is different since there is no neutral body region [22]. Hole distribution and electric field in the body defines the level of depletion as deep or mild.

Dynamic leakage currents for FD-SOI and PD-SOI have been measured following the known method [23]. The results shown in Fig. 4 imply that FD-SOI has dynamic leakage current as low as 0.045 μ A/ μ m when the charging time is 1 ms. But it increases exponentially to 0.7 μ A/ μ m at 7 ms in FD-SOI. While the PD-SOI has 0.11 μ A/ μ m at 1 ms, it increases linearly to 0.2 μ A/ μ m at 10 ms. It can be explained as the high field driven holes are accumulated under gate, and they are multiplied exponentially in FD-SOI after it reaches critical density that is similar as breakdown. PD-SOI has the neutral region for gradual carrier multiplication so that the increase rate of dynamic leakage current is slower than that



Fig. 6. (a) Schematics for frequency-dependent race case study, (b) timing diagram, and (c) simulation results.

of FD-SOI. As a result, FD-SOI is good for dynamic circuits that are refreshed per several milliseconds at maximum. This microprocessor uses intensive dynamic circuits, and FD-SOI is preferred.

Two types of metal-oxide-silicon-oxide-silicon (MOSOS) C-V curves have been studied. One is for the MOSOS capacitor, which is completely enclosed by the oxides as top for front gate, bottom for back gate, and two sides for shallow trench isolation (STI). Because there is no carrier in and out for this enclosed capacitor, the field driven holes are gathered in some region inside the body, and it becomes the accumulation layer. The existence of this accumulation layer is shown in the C-V curve in Fig. 5 as up and down of the capacitance depending on gate potential [19], [24], [25]. When the body is split with two capacitors in between the accumulation layers, the capacitance decreases. The capacitance increases if there is no accumulation layer inside the body. The other type is for the MOSOS capacitor with source-drain junctions, and it results in a similar C-V curve as that of bulk. It shows that there are no accumulation region for this structure because the gathered holes are diffused to source-drain junctions.

IV. CIRCUIT DESIGN

This microprocessor uses intensive dynamic circuits such as dynamic-level sensitive latch, multistage domino in a single phase, multistage cascode voltage switch logic (CVSL) circuits with huge clock drivers, and precise clock skew control net-



Fig. 7. Critical path circuit simulations of the Dcache read for the FD-SOI versus bulk.

work [2]–[6]. FD-SOI is used to provide the dynamic stability without body contact. There are three major types of design work for FD-SOI. First, the race has been verified in FD-SOI because the significant reduction in junction capacitance causes speed kinks in dynamic NMOS trees. Second, the circuit speed has been evaluated. Last, the dynamic stability also has been simulated.

A. Race

It is well known that race can occur at any frequency. But it is interesting that the frequency-dependent race can occur in



Fig. 8. (a) Dynamic four-way OR circuit and (b) SPICE simulation results for the circuit.

a certain circuit style, as shown in Fig. 6(a). This circuit may work at high frequency but may not work at low frequency. It is composed of a CLK2 latch, some logic function, and a CVSL CLK1 latch. The output of the CVSL latch is driven into CLK2 multistage domino logic, and CLK2 RS flip-flop samples the domino output. If NMOS trees in CVSL and domino are too fast because of significant reduction in junction capacitance, L_{out} may possibly race through to Q_{out4} during the overlapping period between CLK1 and CLK2, as shown in Fig. 6(b). If L_{out} comes out in CLK1-high as designed, there is no race issue for this circuit. If L_{out} comes out before CLK1high because of faster SOI NMOS tree in CVSL and domino or because of low frequency, it may possibly race through the circuits. It shows the frequency-dependent characteristics. The pass–fail margin in clock skew to tolerate this race is simulated as 400 ps in the bulk case, as shown in Fig. 6(c). It is reduced to 300 ps in FD-SOI.

B. Speed

A data cache read path is simulated to evaluate the speed improvement as shown in Fig. 7. FD-SOI runs 20–30% faster than bulk in normal circuits such as wordline access, though FD-SOI records 50% faster in bitline evaluation where the junction capacitances are dominant. As a result, SOI is expected to record 20–30% faster than bulk, and it is correlated well with real speed in silicon.



Fig. 9. Fabricated FD-SOI transistor.

C. Dynamic Stability

Dynamic stability has been simulated for four-way dynamic OR circuits, as shown in Fig. 8(a). This circuit does not fail even though the P1 feedback PMOS transistor width is reduced to 2 μ m in this work, as shown in Fig. 8(b). The amount of bipolar current is also shown in Fig. 8(c). Previous work on PD-SOI reported failure at this condition [26], [27]. This microprocessor uses intensive dynamic circuits, which are mostly refreshed every cycle. In the actual circuits, the dynamic leakage is less than this simulation and is not sufficient to cause a failure before the next refresh occurs.

V. PROCESS

A 0.25- μ m FD-SOI dual-gate CMOS— n^+ poly gate for NMOS and p^+ poly gate for PMOS—technology has been developed. Both SIMOX and bonded wafers are used. The FD-SOI transistor is manufactured as shown in Fig. 9 with 4-nm gate oxide, 46-nm film thickness, and 200-nm buried oxide (BOX) thickness. A trench is etched in thin film for field definition and is refilled with insulator material to form the STI. The surface is planarized by a chemical mechanical polishing (CMP) process. The trench isolation process has been optimized to minimize the consumption of superficial silicon layer on BOX layer during fabrication and to minimize the residual stress of SOI devices. A krypton fluoride (KrF) laser is used to etch the gate pattern. The spacer of the transistor is deposited using CVD silicon dioxide and silicon nitride. An NMOS channel is implanted by BF2, and sourcedrain regions are implanted by As. A PMOS channel is implanted by P, and source-drain regions are implanted by BF₂. Because Co has no resistivity degradation in narrow gate line and source-drain regions, a super-thin cobalt silicide film process to lower the resistance of the transistor gate, source, and drain is used. It maximizes the transistor performance. CVD silicon oxide is deposited and CMP is carried out for premetal planarization. Four-layer metal interconnections are



Fig. 10. Reducing short channel effect in FD-SOI compared to bulk.



Fig. 11. $I_{\rm ds}{-}V_{\rm ds}$ curves show no appreciable kink effect in FD-SOI CMOS transistors.

formed by W-plug and Al alloy deposition. The final step is nitride passivation.

There have been fewer short channel effects as shown in Fig. 10 in SOI. The threshold voltage shifts in short channel are not as serious as those in bulk because there is less charge sharing in FD-SOI, as discussed in Section III. A steep subthreshold current slope of 74 mv/dec is obtained. $I_{\rm ds}$ (saturation current) of NMOS and PMOS is 330 and 220 μ A/ μ m at 1.5 V for V_{ds} and V_{gs}, respectively, as shown in Fig. 11, which also shows that there is no appreciable kink current for both FD-SOI transistors. The junction capacitance decreases by an order of the magnitude in SOI compared to that of bulk, and the dependence of operating voltage for junction capacitance is minimum in FD-SOI compared to that of PD-SOI and bulk. The difference of junction capacitances between 2.0 and 0.0 V are 6.8 fF for bulk, 5.7 fF for PD-SOI, and 0.6 fF for FD-SOI in 14 μ m \times 0.91 μ m p^+ gated diode. Because the FD-SOI body is depleted in all operation ranges, the difference between operating voltages can be minimized.

VI. TEST

The shmoo shown in Fig. 12 demonstrates the fabricated chip operating beyond 600 MHz at 1.5 V and 85 °C, which

BULK VERSUS SOI				
	Bulk microprocessor	SOI microprocessor	SOI / bulk	
Technology	0.25um bulk CMOS	0.25um FD-SOI CMOS		
Speed @1.6V	476MHz	625MHz	1.3	
Chip capacitance	12.3nF	9.2nF	0.75	
Power dissipation	71mW/MHz	21mW/MHz	0.3	

TABLE V

X-axis: cpuCyc 1.450nS(689.7MHz) to 2.450nS(408.2MHz) by 50.0pS (21 Columns) Y-axis: VddI 1.800V to 1.000V by 50.0mV (17 Rows)

	+ +	cpuCyc pass boundaries	
1.800V	ng**********************	1.550nS (645.2MHz)	
1.750V	no**********************	1.550nS (645.2MHz)	
1.700V	Yg************	1.550nS (645.2MHz)	
1.650V	k i m******************	1.600nS (625.0MHz)	
1.600V	ibi*************	1.600nS (625.0MHz)	
1.550V	CZg*************	1.600nS (625.0MHz)	
1.500V	UCb[**************	1.650nS (606.1MHz)	
1.450V	UUZTe****************	1.700nS (588.2MHz)	
1.400V	UUUaTd************	1.750nS (571.4MHz)	
1.350V	DUUZabc***********	1.800nS (555.6MHz)	
1.300V	BDUUV\XY**********	1.850nS (540.5MHz)	
1.250V	AAADDDRST*********	1.900nS (526.3MHz)	
1.200V	AAAAAABDDNOPQ******	2.150nS (465.1MHz)	
1.150V	AAAAAAAAAAAADCIJKLM***	2.350nS (425.5MHz)	
1.100V	AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	(fail)	
1.050V	AAAAAAAAAAAAAAAAAAAAAAAAAABC	(fail)	
1.000V	ΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑΑ	(fail)	
	++		
	^ 2.4	450nS (408.2MHz)	
^ 1.950nS (512.8MHz)			
	1.450nS (689.7MHz)		

Fig. 12. Shmoo plot for 606.1 MHz at 1.5 V and 85 °C.



Fig. 13. Chip micrograph.

is 30% faster than that of the bulk chip. The apples-to-apples comparison between 21164-SOI and 21164-bulk is listed in Table V. It demonstrates a great power reduction along with

low operating voltage in SOI. The chip has passed the hightemperature operating life test, as well as all the system validation tests under Windows NT 4.0 in a motherboard running at 600 MHz. The system runs DVD software for several days without any problem.

VII. CONCLUSIONS

A $0.25-\mu m$, four-layer-metal, 1.5-V, 600-MHz, FD-SOI CMOS 64-bit microprocessor integrating 9.66 million transistors on a 209-mm² silicon die has been successfully manufactured, as shown in Fig. 13.

The microprocessor has been waiting for the technology that can provide more transistors with faster speed with less power and lower operating voltage, as well as more interconnections with faster speed with fewer electrical and physical shortcomings. SOI provides a step-function improvement of the microprocessor speed compared to bulk by 20–30% in the same geometry technology.

REFERENCES

- Y. W. Kim et al., "A 0.25 µm 600 MHz 1.5 V SOI 64-bit ALPHA Microprocessor," in ISSCC Dig. Tech. Papers, Feb. 1999, pp. 432–433.
- [2] W. Bowhill et al., "A 300 MHz 64 b quad-issue CMOS microprocessor," in ISSCC Dig. Tech. Papers, Feb. 1995, pp. 182–183.
- [3] B. Benschneider et al., "A 300 MHz 64 b quad-issue CMOS RISC microprocessor," *IEEE J. Solid-State Circuits*, vol. 30, pp. 1203–1214, Nov. 1995.
- [4] W. Bowhill *et al.*, "Circuit implementation of a 300-MHz 64-bit secondgeneration CMOS Alpha CPU," *Digital Tech. J.*, vol. 7, no. 1, pp. 100–118, 1995.
- [5] P. E. Gronowski et al., "A 433 MHz 64 b quad-issue RISC microprocessor," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 222–223.
- [6] P. E. Gronowski et al., "A 433 MHz 64 b quad-issue RISC microprocessor," IEEE J. Solid-State Circuits, vol. 31, pp. 1687–1696, Nov. 1996.
- [7] J. H. Edmondson, P. Rubinfeld, R. Preston, and V. Rajagopalan, "Superscalar instruction execution in the 21164 Alpha microprocessor," *IEEE Micro Mag.*, pp. 33–43, Apr. 1995.
 [8] J. Edmondson *et al.*, "Internal organization of the Alpha 21164, a 300-
- [8] J. Edmondson *et al.*, "Internal organization of the Alpha 21164, a 300-MHz 64-bit quad-issue CMOS RISC microprocessor," *Digital Tech. J.*, vol. 7, no. 1, pp. 119–135, 1995.
- [9] D. P. Bhandarkar, Alpha Implementations and Architecture. Bedford, MA: Digital Press, 1996, pp. 168–215.
- [10] W. J. Grundmann *et al.*, "Designing high performance CMOS microprocessors using full custom techniques," in *Proc. 34th DAC*, 1997, pp. 722–727.
- [11] H.-S. Wong *et al.*, "Design and performance considerations for sub-0.1 μ m double-gate SOI MOSFET's" in *IEDM Tech. Dig.*, Dec. 1994, pp. 747–750.
- [12] J.-P. Raskin, R. Gillon, J. Chen, D. Vanhoenacker-Janvier, and J.-P Colinge, "Accurate SOI MOSFET characterization at microwave

frequencies for device performance optimization and analog modeling," *IEEE Trans. Electron Devices*, vol. 45, pp. 1017–1025, May 1998.

- [13] F. Faccio, F. Anghinolfi, E. H. M. Heijne, P. Jarron, and S. Christoloveanu, "Noise contribution of the body resistance in partiallydepleted SOI MOSFET's," *IEEE Trans. Electron Devices*, vol. 45, pp. 1033–1037, May 1998.
- [14] T. C. Hsiao, P. Liu, and J. C. S. Woo, "Advanced technologies for optimized sub-quarter-micrometer SOI CMOS devices," *IEEE Trans. Electron Devices*, vol. 45, pp. 1092–1099, May 1998.
- [15] M. Horiuchi, T. Teshima, K. Tokumasa, and K. Yamaguchi, "Highcurrent small-parasitic-capacitance MOSFET on a Poly-Si interlayered (PSI: Ψ) SOI wafer," *IEEE Trans. Electron Devices*, vol. 45, pp. 1111–1115, May 1998.
- [16] J. S. Brodsky, R. M. Fox, D. T. Zweidinger, and S. Veeraraghavan, "A physics-based, dynamic thermal impedance model for SOI MOSFET's," *IEEE Trans. Electron Devices*, vol. 44, pp. 957–964, June 1997.
- [17] S. C. Kuehne, A. B. Y. Chan, C. T. Nguyen, and S. Hong, "SOI MOSFET with buried body strap by wafer bonding," *IEEE Trans. Electron Devices*, vol. 45, pp. 1084–1091, May 1998.
- [18] T. Ohno, Y. Kado, and T. Tsuchiya, "Suppression of parasitic bipolar action in ultra-thin-film fully-depleted CMOS/SIMOX devices by Ar-Ion implantation into source/drain regions," *IEEE Trans. Electron Devices*, vol. 45, pp. 1071–1076, May 1998.
- [19] F. A. Ikraiam, R. B. Beck, and A. Jakubowski, "Modeling of SOI-MOS capacitors C-V behavior: Partially- and fully-depleted cases," *IEEE Trans. Electron Devices*, vol. 45, pp. 1026–1032, May 1998.
- [20] J.-P. Colinge, "Fully-depleted SOI CMOS for analog applications," IEEE Trans. Electron Devices, vol. 45, pp. 1010–1015, May 1998.
- [21] D. Chang, J. G. Fossum, S. K. Reynolds, and M. M. Pelella, "Kink-free SOI analog circuit design with floating-body/NFD MOSFET's," *IEEE Electron Device Lett.*, vol. 18, no. 12, pp. 602–605, Dec. 1997.
- [22] J. G. Fossum et al., "Subthreshold kink in fully depleted SOI MOS-FET's," IEEE Electron Device Lett., vol. 16, pp. 542–544, Dec. 1995.
- [23] F. Assaderaghi, G. G. Shahidi, L. Wagner, M. Hsieh, M. Palella, S. Chu, R. H. Dennard, and B. Davari, "Transient pass-transistor leakage current in SOI MOSFET's," *IEEE Electron Device Lett.*, vol. 18, pp. 241–243, June 1997.
- [24] L. J. McDaid *et al.*, "Interpretation of capacitance-voltage characteristics on silicon-on-insulator (SOI) capacitor," *Solid-State Electron.*, vol. 32, no. 1, pp. 65–68, 1989.
 [25] F. T. Brady *et al.*, "Determination of the fixed oxide charge and interface
- [25] F. T. Brady *et al.*, "Determination of the fixed oxide charge and interface trap densities for buried oxide layers formed by oxygen implantation," *Appl. Phys. Lett.*, vol. 52, no. 11, pp. 886–888, Mar. 1988.
 [26] P.-F. Lu, C.-T. Chuang, J. Ji, L. F. Wagner, C.-M. Hsieh, J. B. Kuang,
- [26] P.-F. Lu, C.-T. Chuang, J. Ji, L. F. Wagner, C.-M. Hsieh, J. B. Kuang, L. L.-C. Hsu, M. M. Palella, S.-F. S. Chu, and C. J. Anderson, "Floating-body effects in partially depleted SOI CMOS circuits," *IEEE J. Solid-State Circuits*, vol. 32, pp. 1241–1253, Aug. 1997.
- J. Solid-State Circuits, vol. 32, pp. 1241–1253, Aug. 1997.
 [27] C.-T. Chuang, P.-F. Lu, and C. J. Anderson, "SOI for digital CMOS VLSI: Design considerations and advances," *Proc. IEEE*, vol. 86, pp. 689–720, Apr. 1998.



Young Wug Kim was born in Andong, Korea, on August 27, 1958. He received the B.S. and M.S. degrees in metallurgical engineering from Korea University, Seoul, Korea, in 1981 and 1985, respectively, and the Ph.D. degree from the Department of Metal Science and Technology, Kyoto University, Kyoto, Japan, in 1990.

In 1990, he joined Samsung Electronics Co., Kyungki-do, Korea, where he worked for the development of shallow junction, Ta_2O_5 high dielectrics, salicide process, and metallization for sub-

half-micrometer DRAM devices. He was leading the process development for 0.65- and 0.5- μ m CMOS logic device by 1997. He is currently leading the CPU process development group and is responsible for the research and development of future CPU technology. He was a Project Leader for the development of the world's first 600-MHz Alpha CPU using 0.25- μ m SOI technology and of 0.18- μ m CMOS technology from 1997 to 1998. His current major activities are focused on the development of 0.18- and 0.13- μ m technologies using bulk, SOI, and Cu metallization for beyond-gigahertz CPU's for low power and high performance.



Young Gun Ko was born in Seoul, Korea, on April 26, 1971. He received the B.S. degree in electrical engineering from Chung-ang University, Seoul, Korea, in 1997.

He joined Samsung Electronics Co., Kyungki-do, Korea, in 1997, where he has worked on development of 0.25- and 0.18- μ m CMOS SOI technology for Alpha microprocessors.



Kwang II Kim was born in Kyungki-do, Korea, on January 7, 1966. He received the B.S. degree in electrical engineering from Sungkyunkwan University, Seoul, Korea, in 1991.

He joined Samsung Electronics Co., Kyungki-do, Korea, in 1991, where he has worked on circuit design of high-speed SRAM and 0.35- and 0.25- μ m Alpha microprocessors.



Sung Bae Park was born in Seoul, Korea, on August 12, 1958. He received the B.S. and M.S. degrees in electronics engineering from Korea University, Seoul, in 1981 and 1989, respectively.

He joined Electronics and Telecommunication Research Institute, Daeduk, Korea, in 1982, where he worked on the design and development of a $5-\mu$ m NMOS 8048 8-bit single-chip microcomputer, $3-\mu$ m CMOS 80C48 8-bit single-chip microcomputer, HC68000 16-bit microprocessor, 1.5- μ m CMOS M640 64-bit RISC microprocessor, and 1-

 μ m CMOS SiART'90 32-bit RISC microprocessor. He also worked on the microprocessor architecture study for multiprocessor and massively parallel processor. In 1991, he joined Samsung Electronics Co., Kyungki-do, Korea, where he worked on the design of a 0.5- μ m CMOS PA-RISC microprocessor. He is currently leading the CPU design group to boost the Alpha microprocessor speed by tradeoffs among the 0.35-, 0.25-, and 0.18- μ m bulk, SOI, Cu, and flip-chip technologies as well as microarchitectural tuning. His current research interests include run-time dynamic critical path analysis and improvement in working silicon for high-speed microprocessor.



II Kwon Kim was born in Korea on June 26, 1962. He received the B.S. and M.S. degrees in solidstate physics from Korea University, Seoul, Korea, in 1985 and 1987, respectively.

In 1987 he joined Samsung Electronics Co., Kyungki-do, Korea, where he worked in the areas of metallization with barrier metal and salicide process including shallow junction. He also worked for 16-Mbit SOI DRAM technology development. He is currently involved in 0.25- and $0.18 - \mu m$ CMOS SOI technology for Alpha microprocessors.



Hee-Sung Kang was born in Ansung, Korea, on August 8, 1969. He received the B. S., M. S., and Ph. D. degrees in electronic and electrical engineering from Pohang University of Science and Technology, Pohang, Korea, in 1992, 1994, and 1999, respectively. In 1999, he joined Samsung Electronics Com-

In 1999, he joined Samsung Electronics Company, Kyungki-do, Korea, where he has been involved in the development of 0.18-m SOI technology for high-performance beyond GHz CPU's. His research interests are the development of deep

submicron CMOS SOI technology for low-power and high-speed performance microprocessor and the electrical characterization of SOI and bulk devices. He is working in the development of 0.18-m and 0.13-m SOI CPU technology.



Kwang Pyuk Suh (M'82) was born in Pusan, Korea, on August 12, 1954. He received the B.S. degree from Seoul National University, Seoul, Korea, in 1977 and the M.S. and Ph.D. degrees in material engineering from North Carolina State University, Raleigh, in 1982 and 1984, respectively.

He joined Intel Corp., Santa Clara, CA, in 1984, where he worked on process integration of CPU, SRAM, and EPROM technology development. In 1988, he joined Samsung Electronics Co., Kyungkido, Korea, where he was a Manager of the process

architecture group in the 16-M DRAM development program, the world's first. In 1991, he rejoined Intel Corp. and worked as a Group Leader in process integration for CPU technology development. Since 1995, he has been developing Alpha CPU technology and leading CPU business with Samsung. He is now a Vice President of the CPU Business division.

Dr. Suh is a member of Sigma Xi and Alpha Sigma Mu.



Jin Oh Yu was born in Seoul, Korea, on March 30, 1963. He received the B.S. degree in electrical engineering from Kwangwoon University, Seoul, in 1986.

He joined Samsung Electronics Co., Kyungki-do, Korea, in 1986, where he worked on test development of microcontrollers, chip-sets, digital signal processors, and custom IC's. He is currently leading the CPU test group to develop the Alpha microprocessor test technology for the 0.35-, 0.25-, and 0.18- μ m bulk, SOI, Cu, and flip-chip technologies.