# Progress on the Numerical Calculation of Electrical Characteristics of Strained SiGe Channel p-MOSFET

Jie Yu, Chong Wang<sup>a</sup>, Yu Yang<sup>b</sup>

Institute of Optoelectronic Information Materials, Yunnan University, Kunming, China

<sup>a</sup>cwang6@163.com, <sup>b</sup>yuyang@ynu.edu.cn

**Keywords**: Strained SiGe channel p-MOSFET, Threshold voltage, Subthreshold characteristics, Output characteristics, Ge mole fraction

Abstract. Recent progress in the computer simulation of strained SiGe channel p-MOSFET performance is reviewed. The electrical characteristics of strained SiGe channel p-MOSFET, such as threshold voltage, subthreshold characteristics, output characteristics, transconductance, quasistatic C-V characteristics and transfer characteristics, and the effects of Ge mole fraction on electrical characteristics, are well discussed. Finally, the development of strained SiGe channel p-MOSFET is prospected.

## Introduction

As known in traditional bulk CMOS technologies, the electron mobility is 2-3 times higher than hole mobility. Therefore, in order to realize the matching of driving current and gain characteristics to n-MOSFET in the Schematic-Driven Layout, a greater channel width/length ratio is needed for p-MOSFET, but the integration level and speed of chips will be reduced. At the earliest, Nayak *et al.* proved that the hole mobility of strained Si<sub>1-x</sub>Ge<sub>x</sub> channel p-MOSFET was higher than that of bulk Si p-MOSFET [1]. Recently, Gomez *et al.* reported that higher hole mobility and speed of strained Si<sub>0.45</sub>Ge<sub>0.55</sub> channel p-MOSFET on Si-on-insulator (SOI) substrate would be acquired [2]. Therefore, using the Si<sub>1-x</sub>Ge<sub>x</sub> materials as the conductive channel can greatly improve the performance and integration level of CMOS circuits.

Currently, the strained SiGe (sSiGe) channel p-MOSFETs reported in literature can be classified into six groups based on their structures which are shown as Fig. 1, such as Si/sSiGe/Si buried-channel p-MOSFET with poly Si gate, Si/sSiGe/Si buried-channel p-MOSFET with poly Si<sub>1-y</sub>Ge<sub>y</sub> gate, sSiGe channel p-MOSFET without Si cap layer, sSiGe channel p-MOSFET on SOI substrate,  $sSi/sSi_{1-x}Ge_x$  grown on a relaxed  $Si_{1-y}Ge_y$  layer dual-channel p-MOSFET, and sSiGe channel-on-insulator p-MOSFET. Palmer et al. firstly introduced the Si<sub>0.64</sub>Ge<sub>0.36</sub> channel p-MOSFET with Si cap layer, the hole mobility had been increased effectively by adjusting the thickness of Si cap layer [3]. Yeo et al. designed and manufactured the Si<sub>0.7</sub>Ge<sub>0.3</sub> channel p-MOSFET on SOI substrate, the driving current had been improved greatly [4]. Lee et al. used high-k gate dielectric (HfSiO<sub>x</sub>) and metal gate (TaN) instead of traditional SiO<sub>2</sub> gate dielectric and poly Si gate, the short-channel effect of Si/Si<sub>0.25</sub>Ge<sub>0.75</sub>/Si buried-channel p-MOSFET with gate length of 60 nm was investigated via numerical simulation [5]. The strained  $Si_{1-x}Ge_x$  channel p-MOSFETs attract more and more attention because of the production of SiGe laver is compatible with the traditional Si process [6-12]. The structural parameters, physical models, and doping concentration can be modified in the numerical simulation of the device, which can provide a reliable reference for the actual device fabrication. In this paper, recent progress in the numerical calculation of electrical characteristics of sSiGe channel p-MOSFET is introduced, so as review the effects of Ge mole fraction on electrical characteristics. We would like to focus on the threshold voltage and subthreshold characteristics of sSiGe channel p-MOSFET. Finally, the theoretical model for development of sSiGe channel p-MOSFET is prospected.

#### **Electrical characteristics**

**Threshold voltage.** As an important electrical parameter of the MOSFET, threshold voltage is closely related to the carrier concentration in channel, determines the turn-on and turn-off voltages. It is necessary to develop threshold voltage model for simulating the electrical characteristics of the device correctly. Recently, 1-D threshold voltage models [13-18] and 2-D threshold voltage models [19,20] of sSiGe channel p-MOSFET were developed by solving the Poisson's equation.



Fig. 1 Six basic structure of sSiGe channel p-MOSFET

Lukic *et al.* developed an analytical model on the threshold voltage of strained Si/SiGe MOSFET shown as Fig. 1(a) by solving the 1-D Poisson's equation [13]. The relations between threshold voltage and the thicknesses of the Si cap layer and the gate oxide layer were simulated and analysed, the simulated results were in good agreement with the developed model. Zou *et al.* took account of the short-channel effect and developed the 1-D threshold voltage models of sSiGe channel p-MOSFETs shown as Fig. 1(a) and Fig. 1(c), respectively [14,15]. When the device with different Ge mole fraction, thickness of Si cap layer and gate oxide layer, substrate doping level, and gate oxide dielectric, the relations between threshold voltage and channel length were simulated and analysed. As the channel length was less than 200 nm, the effects of short-channel effect and drain-induced barrier lowing on threshold voltage were large. However, when the channel length was higher than 500 nm, the effects could be ignored.

Tsang *et al.* developed the threshold voltage model of strained Si/Si<sub>1-x</sub>Ge<sub>x</sub>/Si<sub>1-y</sub>Ge<sub>y</sub> ( $x \ge y$ ) CMOS structure shown as Fig. 1(e) [16]. According to the model, the relations between threshold voltage and Ge mole fraction of strained Si<sub>1-x</sub>Ge<sub>x</sub> layer, channel length, and substrate doping level were analysed, the results were in good agreement with the simulated results and the experimental data. Zhang *et al.* developed 1-D threshold voltage model of sSiGe channel p-MOSFET shown as Fig. 1(d) by using depletion layer approximation to solve Poisson's equation [17]. Liu *et al.* developed 2-D threshold voltage model of sSiGe channel p-MOSFET shown as Fig. 1(f) [19]. According to the model, the relations between threshold voltage and Ge mole fraction, the thickness of sSiGe layer, channel doping level, and channel length were simulated and analysed.

Xu *et al.* developed a quasi-2-D threshold voltage model of sSiGe channel p-MOSFET with the channel length of less than 100 nm, which was shown as Fig. 1(a) [20]. The quasi-2-D Poisson's equation was built by considering the lateral and vertical electric field in channel. Then the threshold voltage of SiGe buried-channel ( $V_{TH}$ ) and surface-channel ( $V_{TS}$ ) were acquired, respectively. As shown in Fig. 2, because of the decrease of the capability of gate control over the channel, the  $|V_{TH}|$  and  $|V_{TS}|$  increased with the increase of the thickness of gate oxide layer, and the  $|V_{TH}|$  increased with the increase of the thickness of Si cap layer. However, the  $|V_{TS}|$  decreased with the increase of Si cap layer, it indicated that the threshold characteristics of surface-channel were gradual close to that of the traditional Si MOSFET. Consistent with the theory of classical MOSFET, the  $|V_{TH}|$  and  $|V_{TS}|$  increased with the increase of substrate doping level. The  $|V_{TH}|$  was in good agreement with the numerical simulated result as

different channel length, while the  $|V_{\text{TS}}|$  was not in agreement with the numerical simulated result as the channel length of less than 200 nm. In addition, the threshold voltage changed with the variation of channel length of sSiGe channel p-MOSFET with Si cap layer, which was compared to that of sSiGe channel p-MOSFET without Si cap layer. Generally, the high-*k* gate dielectric was used for the device without Si cap layer, such as ZrO<sub>2</sub> and HfO<sub>2</sub>. The threshold voltage and its roll-off value of the device without Si cap layer were smaller than that of the device with Si cap layer. It indicated that better threshold characteristics of the device without Si cap layer could be obtained.

Qu *et al.* developed 1-D threshold voltage model for strained Si<sub>1-x</sub>Ge<sub>x</sub> channel p-MOSFET shown as Fig. 1(b) by solving Poisson's equation [18]. Compared to the device with poly-Si gate, the device with poly-Si<sub>1-y</sub>Ge<sub>y</sub> could restrain the gate depletion effect and improve the reliability of the gate oxide. With the change of Ge mole fraction of poly-Si<sub>1-y</sub>Ge<sub>y</sub> gate, a wide range of variation could be obtained for the gate work function. It was conductive to regulating the threshold voltage of the device [27,28]. From the numerical simulated results, it is observed that both the threshold voltage of quantum well channel ( $V_{\text{TB}}$ ) and the turn-on voltage of parasitic surface channel ( $V_{\text{TS}}$ ) increased with the increase of substrate doping level, channel doping level, and thickness of gate oxide layer. The  $V_{\text{TB}}$  increased with the increase of Si cap layer. Therefore, in the design of the device, the thickness of Si cap layer should be controlled under a certain range for avoiding the effect of the turn-on of parasitic surface channel on the device performance.



Fig. 2 Threshold voltage versus oxide layer thickness(a), Si cap layer thickness(b), substrate doping concentration(c) and channel length(d)

**Subthreshold characteristics.** Subthreshold characteristic is an important electrical characteristic of SiGe channel p-MOSFET to the static power consumption and the switching characteristics. In the view of physical mechanism, when the gate bias is between the flat-band voltage and the threshold voltage ( $V_{FB} < V_G < V_T$ ), the semiconductor surface potential ( $\varphi_S$ ) is between zero and  $2\varphi_F$  ( $0 < \varphi_S < \varphi_F$ ). The semiconductor surface is under weak inversion, in which the carriers can also participate in the conductivity, but the current is very small. Subthreshold characteristics can generally be defined by the electrical characteristics of the device with the bias in  $V_{FB} < V_G < V_T$  range [29]. Two important indicators of the evaluation of subthreshold characteristics are subthreshold current and subthreshold swing. The subthreshold current includes two parts of the hole diffusion current due to weak inversion in the channel and the drain current under reverse bias, mainly determines the static power consumption in circuits. The subthreshold swing can be expressed as [30]

$$S = \frac{dV_{GB}}{d\log I_{DS}} = 2.3V_{t}(1 + \frac{C_{d}}{C_{ox}})$$
(1)

Where,  $V_t$  is the thermoelectric voltage (kT/q),  $C_d$  is the depletion-layer capacitance, and  $C_{OX}$  is the gate oxide capacitance.

Shi *et al.* reported the subthreshold characteristics of sSiGe channel p-MOSFET shown as Fig. 1(a), the subthreshold swing increased with the increase of Ge mole fraction [31]. Subsequently, they also reported sSiGe channel p-MOSFET shown as Fig. 1(c), used the high-*k* dielectric (HfO<sub>2</sub>) instead of SiO<sub>2</sub> for gate oxide layer [32]. Compared to Si channel p-MOSFET, the subthreshold swing of sSiGe channel p-MOSFET was larger.

Kuo *et al.* reported the subthreshold characteristics at 77 K of sSiGe channel p-MOSFET shown as Fig. 1(a), which did show any delayed-turn-off phenomenon [33]. Sophie *et al.* studied the sSiGe channel p-MOSFET shown as Fig. 1(a), simulated the subthreshold characteristics of the device with p-type and n-type gate, respectively [34]. The better subthreshold characteristics of the device with n-type gate could be obtained due to the smaller subthreshold swing. Chleirigh *et al.* reported the sSi/sSiGe dual-channel p-MOSFET with high mobility shown as Fig. 1(e), analysed that small subthreshold swing could be obtained when the thickness of Si cap layer was very thin [35].

Tu *et al.* reported sSiGe p-MOSFET with deep submicron channel shown as Fig. 1(a), used unintentional doping and p-delta-doping to improve the mobility [36]. Compared to Si channel p-MOSFET, the simulated results indicated that the subthreshold current of sSiGe channel p-MOSFET was 1-2 orders of magnitude higher and the subthreshold swing of sSiGe channel p-MOSFET increased slightly. The effects of the thickness of Si cap layer, Ge mole fraction, thickness of sSiGe layer, and p-delta-doping level on subthreshold swing were simulated and analysed. The results indicated that except for Ge mole fraction, the subthreshold swing increased with increase of any parameter of the thickness of Si cap layer, thickness of sSiGe layer, and p-delta-doping level. It should compromise in considering the subthreshold swing of device became worse by adjusting the structure parameters to improve driving current and transconductance of the device.

**Output characteristics and other electrical characteristics.** Except for threshold voltage and subthreshold characteristics, there are some other electrical characteristics of sSiGe channel p-MOSFET, such as C-V characteristics, transfer characteristics, output characteristics, transconductance and breakdown characteristics, etc. The C-V characteristics reflect the gate capacitance under different gate bias. The transfer characteristics which reflects cut-off current and subthreshold swing of the device, characterizes the capability of gate control over the channel. The output characteristics which reflects the drain-source saturation current, characterizes the capability of the drain-source voltage control over the channel current. The transconductance reflects the capability of the gate-source voltage control over the drain current.

Philippe *et al.* used Monte Carlo method to simulate the electrical characteristics of sSiGe channel p-MOSFET shown as Fig. 1(a). The results indicated that the channel effective carrier mobility increased 2.6 times because of the holes were constrained in SiGe potential well, then the driving current, transconductance, and cut-off frequency increased at least 55 percent [37]. Irisawa *et al.* studied the electrical characteristics of sSiGe channel p-MOSFET shown as Fig. 1(f). The drain-source saturation current of the device was higher than that of the SOI structure, and the *C-V* characteristics shown a hump-shaped due to the response of the interface states [38].

Yang *et al.* simulated and analysed the transfer characteristics, output characteristics, transconductance and cut-off frequency of the device, which was shown as Fig. 1(a) combined the p-type  $\delta$ -doping [39]. From the transfer characteristics, it was observed that the drain-source current of sSiGe channel p-MOSFET was 2 times higher than that of Si p-MOSFET, and the cut-off current of sSiGe channel was 4 orders of magnitude higher than that of Si p-MOSFET (Fig. 3(a)). Compared to Si p-MOSFET, the drain-source currents of sSiGe p-MOSFET in the linear region and saturation region of output characteristics curve were higher, and the drain-source saturation current increased about 110 percent (Fig. 3(b)). It indicated that higher driving capability and operating speeds could be obtained. Compared to Si p-MOSFET, the transconductance of sSiGe p-MOSFET rose more quickly with the increase of negative gate bias, and declined more quickly after reaching the peak value (Fig. 3(c)). The cut-off frequency reflected the switching speed, and the changing trend was same to the transconductance (Fig. 3(d)). Subsequently, they simulated and analysed the breakdown characteristics of sSiGe channel p-MOSFET and conventional Si p-MOSFET [40]. The

breakdown voltage of sSiGe p-MOSFET was significantly lower than that of Si p-MOSFET because of the sSiGe layer with narrow bandgap determined the breakdown of the device. The effects of thickness of Si cap layer, thickness of sSiGe layer, and Ge mole fraction on breakdown of the device was remarkable. In addition, the sSiGe channel p-MOSFET with  $\delta$ -doping showed punch-through breakdown mechanism.

Chen *et al.* studied sSiGe channel p-MOSFET shown as Fig. 1(b), compared the *C-V* characteristics between of poly-SiGe gate and poly-Si gate p-MOSFET [41]. The impurity activation rate of poly-SiGe gate p-MOSFET improved about 10 percent. In addition, from the output characteristics, it was observed that a higher driving current of poly-SiGe gate p-MOSFET could be obtained. Subsequently, Yu *et al.* also studied it, and used high-*k* dielectric (HfO<sub>2</sub>) as the gate oxide layer [42]. Compared to poly-Si gate, the transconductance of poly-SiGe gate p-MOSFET improved greatly. It was mainly due to improving the surface resistance of poly-SiGe gate by increasing the impurity activation.



Fig. 3 Comparison of transfer characteristics(a), output characteristics(b), transconductance(c) and cutoff frequency(d) varying with gate bias

Gao *et al.* simulated sSiGe channel p-MOSFET shown as Fig. 1(d), by using 3-D device simulation software [43]. The sSiGe band model, mobility model and density of states model of the classical formulas were used in sSiGe layer [44,45]. Compared to the conventional SOI p-MOSFET, the driving current and transconductance of sSiGe channel SOI p-MOSFET were simulated and analysed. At the gate bias of -1.5 V, the driving current of SiGe SOI structure was about 39.3 percent higher than that of the conventional SOI structure. It suggested that the introduction of SiGe channel above the SOI structure could greatly improve the driving capability of p-tube. Actually the proportional relation between the deviation of transconductance and the gate bias was due to the hole mobility degradation of SiGe channel caused by the high negative gate bias. Therefore, it should avoid using SiGe SOI p-MOSFET at high gate bias for acquiring good gain characteristics in simulated circuits.

## **Effects of Ge Mole Fraction on Electrical Characteristics**

As an important parameter of strained  $Si_{1-x}Ge_x$  channel p-MOSFET, Ge mole fraction not only determines the valence band offset of  $Si/Si_{1-x}Ge_x$  hetero-junction, but also affects the hole mobility in two-dimensional hole gas (2DHG) formed by the Si buffer layer/ $Si_{1-x}Ge_x$  channel/Si cap layer structure, then affects the electrical characteristics of the device. As the threshold voltage and subthreshold characteristics were introduced in before, the effects of Ge mole fraction on threshold voltage and subthreshold swing were studied many [14-16,19,36].

Song *et al.* reported effects of Si cap layer thickness and Ge mole fraction on electrical characteristics of sSiGe channel p-MOSFET shown as Fig. 1(a) [46]. David *et al.* reported sSiGe channel p-MOSFET shown as Fig. 1(a), used metal gate  $(Ta_xC_y)$  and high-*k* dielectric  $(Hf_xZr_{1-x}O_2)$  [47]. From the relations between Ge mole fraction and *C*-*V* characteristics, it was observed that the gate capacitance shifted towards the positive direction with the increase of Ge mole fraction. In addition, as a negative bias was applied to the gate, the increasing range of gate capacitance decreased with the increase of Ge mole fraction.

Yang *et al.* simulated the *C-V* characteristics, transfer characteristics, threshold voltage, and total channel resistance of strained Si<sub>1-x</sub>Ge<sub>x</sub> channel p-MOSFET with various Ge mole fractions [48]. As shown in Fig. 4, the subthreshold current of the device with high Ge mole fraction was 3-4 orders higher than that of bulk p-MOSFET. With the increase of Ge mole fraction, the change in subthreshold swing was unconspicuous. During the transition process from depletion to strong inversion, the increasing range of gate capacitance decreased with the increase of Ge mole fraction. While in the strong inversion region, the gate capacitance almost not changed with the increase of Ge mole fraction. In the Ge mole fraction. Increasing the Ge mole fraction from 30 to 50 percent, threshold voltage was always positive ( $V_T$ >0), and increased monotonously. As the Ge mole fraction was constant, the total channel resistance of the device increased with the increase of channel length. While as the channel length was constant, the total channel resistance of the device increased with the increase of channel length was constant, the increase of Ge mole fraction.



Fig. 4 Transfer characteristics(a), quasi *C-V* characteristics(b), threshold voltage(c) and total resistant as a function of channel length(d) of the device of different Ge mole fraction

#### **Conclusion and Prospect**

Recent progress in simulation of electrical characteristics of sSiGe channel p-MOSFET are reviewed, especially on developing threshold voltage model, subthreshold characteristics, output characteristics, and transfer characteristics, etc. In this paper, there are some improved areas of the threshold voltage model, such as the threshold voltage model of more accurate high-k gate dielectric sSiGe surface-channel p-MOSFET need to be further studied. For subthreshold characteristics, the subthreshold model and simulation of SiGe p-MOSFET based on more accurate material physical parameters also need to be further studied. In the device structure, the multi-gate sSiGe channel p-MOSFET can try to be used. It can effectively restrain the short-channel effect and drain-induced barrier lowing. In addition, on the basis of 2-D numerical calculations, the 3-D device structure can try to be used for numerical calculation of electrical characteristics. By this means, the calculated results are more accurate. It can contribute to further studies on electrical characteristics of the device, and also prompt the research work to be more meaningful.

#### Acknowledgment

This paper has been supported by the National Natural Science Foundation of China (Grant Nos. 10964016, 10990103), the Key Science and Technology Project of Chinese Ministry of Education (Grant No. 210207), and the Key Project of Natural Science Foundation of Yunnan Province (Grant No. 2008CC012).

### Reference

- [1] D.K. Nayak, J.C.S. Woo, J.S. Park, K. Wang, and K.P. MacWilliams: IEEE Electron Device Lett., Vol. 12 (1991) No.3, p.154.
- [2] L. Gomez, P. Hashemi: IEEE Trans. on Electron Devices, Vol. 56 (2009) No.11, p.2644.
- [3] M.J. Palmer, G. Braithwaite, T.J. Grasby, P.J. Phillips, M.J. Prest, E.H. C. Parker, T.E. Whall, C.P. Parry, A.M. Waite, A.G. R. Evans, S. Roy, J.R. Watling, S. Kaya, and A. Asenov: Appl. Phys. Lett., Vol. 78 (2001) No.10, p.1424.

- [4] Y.C. Yeo, V. Subramanian, J. Kedzierski, P.Q. Xuan, T.J. King, J. Bokor, and C.M. Hu: IEEE Trans. on Electron Devices, Vol. 49 (2002) No.2, p.279.
- [5] S.H. Lee, P. Majhi, J. Oh, B. Sassman, C. Young, A. Bowonder, W.Y. Loh, K.J. Choi, B.J. Cho, H.D. Lee, P. Kirsch, H.R. Harris, W. Tsai, S. Datta, H.H. Tseng, S.K. Banerjee, and R. Jammy: IEEE Electron Device Lett., Vol. 29 (2008) No.9, p.1017.
- [6] J. Li, H.X. Liu, B. Li, L. Cao, and B. Yuan: Chin. Phys. B, Vol. 19 (2010) No.10, p.7301.
- [7] G. Du, X.Y. Liu, Z.L. Xia, J.F. Yang, and R.Q. Hua: Chin. Phys. B, Vol. 19 (2010) No.5, p.7304.
- [8] J.G. Fiorenza, J.S. Park, A. Lochtefeld: IEEE Trans. on Electron Devices, Vol. 55 (2008) No.2, p.640.
- [9] T. Tezuka, N. Sugiyama, T. Mizuno, S.I. Takagi: IEEE Trans. on Electron Devices, Vol. 50 (2003) No.5, p.1328.
- [10] C.W. Leitz, M.T. Currie, M.L. Lee, Z.Y. Cheng, D.A. Antoniadis, and E.A. Fitzgerald: Appl. Phys. Lett., Vol. 79 (2001) No.25, p.4246.
- [11] T. Mizuno, N. Sugiyama, A. Kurobe, and S. Takagi: IEEE Trans. on Electron Devices, Vol. 48 (2001) No.8, p.1612.
- [12] W.S. Liao, Y.G. Liaw, C. Mao, K.M. Chen, S.Y. Huang, C.Y. Peng, and C.W. Liu: IEEE Electron Device Lett., Vol. 29 (2008) No.1, p.86.
- [13] P.M. Lukiu, R.M. Ramoviü, R.M. Sasiu: Proc. 25th International Conference on Microelectronics (Belgrade, Serbia and Montenegro, May 14-17, 2006). Vol. 1, p.472.
- [14] X. Zou, J.P. Xu, Y.P. Li, W.B. Chen, and S.B. Su: Research & Progress of SSE, Vol. 26 (2006) No.2, p.148 (In Chinese).
- [15] X. Zou, J.P. Xu, C.X. Li, P.T. Lai, and W.B. Chen: Microelectronics Reliability, Vol. 47 (2007) No.2, p.391.
- [16] Y.L. Tsang, C. Sanatan, U. Suresh, C.E. Escobedo, H.K. Ramakrishnan, S.H. Olsen, and A.G. O'Neil: IEEE Trans. on Electron Devices, Vol. 54 (2007) No.11, p.3040.
- [17] H.M. Zhang, X.Y. Cui, H.Y. Hu, X.Y. Dai, and R.X. Xuan: Acta Phys. Sin., Vol. 56 (2007) No.6, p.3504 (In Chinese).
- [18] J.T. Qu, H.M. Zhang, G.Y. Wang, X.Y. Wang, and H.Y. Hu: Acta Phys. Sin., Vol. 60 (2011) No.5, p.8502 (In Chinese).
- [19] H.X. Liu, X.K. Yin, B.J. Liu, and Y. Hao: Acta Phys. Sin., Vol. 59 (2010) No.12, p.8877 (In Chinese).
- [20] J.P. Xu, S.B. Su, and X. Zou: Research & Progress of SSE, Vol. 28 (2008) No.2, p.180 (In Chinese).
- [21] Z.H. Liu, C. Hu, J.H. Huang, T.Y. Chan, M.C. Jeng, P.K. Ko, and Y.C. Cheng: IEEE Trans. on Electron Devices, Vol. 40 (1993) No.1, p.86.
- [22] K.W. Terrill, C. Hu, and P.K. Ko: IEEE Electron Devices Lett., Vol. 5 (1984) No.11, p.440.
- [23] O.Weber, F. Ducroquet, T. Ernst, F. Andrieu, J.F. Damlencourt, J.M. Hartmann, B. Guillaumot, A.M. Papon, H. Dansas, L. Brevard, A. Toddoli, P. Besson, F. Martin, Y. Morand, and S. Deleonibus: *Symposium on VLSI Technology* (Honolulu, HI, USA, June 15-17, 2004). Vol. 1, p.42.
- [24] H.M. Von, B.G. Malm, and O. Mikael: IEEE Trans. on Electron Devices, Vol. 53 (2006) No.4, p.836.
- [25] C.O. Chui, H. Kim, P.C. McIntype, and K.C. Saraswat: *International Electron Devices Meeting* (Washington, DC, USA, December 8-10, 2003). Vol. 1, p.437.
- [26] C.O. Chui, K.C. Saraswat: International Conference on Integrated Circuit Design and Technology (Austin, TX, USA, May 17-20, 2004). Vol. 1, p.245.
- [27] Y.V. Ponomarev, C. Salm, J. Schmitz, P.H. Woeriee, P.A. Stolk, D.J. Gravesteijn: International Electron Devices Meeting (Washington, DC, USA, December 7-10, 1997). Vol. 1, p.829.
- [28]T.J. King, J.P. Mcvittie, K.C. Saraswat, and J.R. Pfiester: IEEE Trans. on Electron Devices, Vol. 41 (1994) No.2, p.228.

- [29] B.G. Streetman, S. Banerjee: *Solid State Electronic Devices* (Lanzhou University Press, China 2005).
- [30] S.M. SZE: *Physics of Semiconductor Devices* (Publishing House of Electronics Industry, China 1987).
- [31] Z.H. Shi, X.D. Chen, O. David, J.Q. Eduardo, and K.B. Sanjay: Solid-State Electron, Vol. 44 (2000) No.7, p.1223.
- [32]Z.H. Shi, O. David, O. Katsunori, J.C. Lee, and S.K. Banerjee: IEEE Electron Device Lett., Vol. 24 (2003) No.1, p.34.
- [33] J.B. Kuo, J.H. Sim: Solid-State Electron, Vol. 37 (1994) No.1, p.204.
- [34]V.V. Sophie, F.C. Emmanuel, S.M. Bernard, L.H. David, J.R. Phillip, M.C.S. Johannes, and B.J. Jeffrey: IEEE Trans. on Electron Devices, Vol. 40 (1994) No.1, p.90.
- [35] C.Ni Chleirigh, O.O. Olubuyide, and J.L. Hoyt: *Device Research Conference Digest* (Santa Barbara, CA, USA, June 22-22, 2005). Vol. 1, p.203.
- [36] J. Tu, R. Yang, J.S. Luo, and R. Z. Zhang: Chin. J. Electron Devices, Vol. 28 (2005) No.3, p.516 (In Chinese).
- [37] D. Philippe, F.X. Musalem, S. Galdin, and P. Hesto: Appl. Surf. Sci., Vol. 102 (1996), p.259.
- [38] T. Irisawa, T. Numata, T. Tezuka, K. Usuda, N. Hirashita, N. Sugiyama, E. Toyoda, and S.I. Takagi: IEEE Trans. on electron devices, Vol. 53 (2006) No.11, p.2809.
- [39] R. Yang, J.S. Luo: Research & Progress of SSE, Vol. 23 (2003) No.2, p.159 (In Chinese).
- [40] R. Yang, J.S. Luo: Chin. J. Semicond., Vol. 24 (2003) No.9, p.966 (In Chinese).
- [41] C.H. Chen, Y.K. Fang, C.W. Yang, S.F. Ting, Y.S. Tsair, C.N. Chang, T.H. Hou, M.F. Wang, M.C. Yu, C.L. Lin, S.C. Chen, C.H. Yu, M.S. Liang: Solid-State Electronics, Vol. 46 (2002) No.4, p.597.
- [42] X.F. Yu, C.X. Zhu, and M.B. Yu: Appl. Phys. Lett., Vol. 89 (2006) No.16, p.3508.
- [43] Y. Gao, Y.Y. Huang, and J. Liu: Microelectronics, Vol. 37 (2007) N0.5, p.619. (In Chinese).
- [44] K.J.Z. Matutionvic, V. Venkataraman, E.J. Prinz, J.C. Sturm, and C.W. Magee: IEEE Trans. on Electron Devices, Vol. 43 (1996) No.3, p.457.
- [45] L.F. Yang, J.R. Watling, R.C.W. Wilkins, M. Borici, J.R. Barker, A. Asenov, and S. Roy: Semicond. Sci. Tech., Vol. 19 (2004) No.8, p.1174.
- [46] Y.J. Song, J.W. Lim, S.H. Kim, H.C. Bae, J.Y. Kang, K.W. Park, K.H. Shim: Solid-State Electron, Vol. 46 (2002) No.11, p.1983.
- [47] D.C. Gilmer, J.K. Schaeffer, W.J. Taylor, C. Capasso, K. Junker, J. Hildreth, D. Tekleab, B. Winstead, and S.B. Samavedam: IEEE Trans. on Electron Devices, Vol. 57 (2010) No.4, p.898.
- [48] Z. Yang, C. Wang, H.T. Wang, W.D. Hu, and Y. Yang: Acta Phys. Sin., Vol. 60 (2011) No.7, p.7102. (In Chinese).

## China Functional Materials Technology and Industry Forum

10.4028/www.scientific.net/AMM.320

# Progress on the Numerical Calculation of Electrical Characteristics of Strained SiGe Channel P-MOSFET

10.4028/www.scientific.net/AMM.320.465

## **DOI References**

[37] D. Philippe, F.X. Musalem, S. Galdin, and P. Hesto: Appl. Surf. Sci., Vol. 102 (1996), p.259. 10.1016/0169-4332(96)00061-X