Hardware Software Tri-Design Of Encryption For Mobile Communication Units

Hardware Software Tri-Design Of Encryption For Mobile Communication Units (0)

Cached

Download Links

by Oskar Mencer , Martin Morf , Michael J. Flynn

Venue:	in Proceedings of International Conference on Acoustics, Speech, and Signal Processing
Citations:	29 - 6 self

Versions

Version History

Metadata Version 3

User correction supplied by SystemCorrections

Datum	Value	Source
TITLE	Hardware Software Tri-Design Of Encryption For Mobile Communication Units	user correction - Legacy Corrections
AUTHOR NAME	Oskar Mencer	SVM HeaderParse 0.1
AUTHOR AFFIL	Computer Systems Laboratory, Department of Electrical Engineering	SVM HeaderParse 0.2
AUTHOR ADDR	Stanford, CA 94305, USA	SVM HeaderParse 0.1
AUTHOR NAME	Martin Morf	SVM HeaderParse 0.1
AUTHOR AFFIL	Computer Systems Laboratory, Department of Electrical Engineering	SVM HeaderParse 0.2
AUTHOR ADDR	Stanford, CA 94305, USA	SVM HeaderParse 0.1
AUTHOR NAME	Michael J. Flynn	SVM HeaderParse 0.1
AUTHOR AFFIL	Computer Systems Laboratory, Department of Electrical Engineering	SVM HeaderParse 0.2
AUTHOR ADDR	Stanford, CA 94305, USA	SVM HeaderParse 0.1
ABSTRACT	We explore the design space of Field Programmable Gate Arrays (FPGAs), Processors and ASICs -- Hardware-Software Tri-design -- in the framework of encryption for hand-held communication units. IDEA (International Data Encryption Algorithm) is used to show the tradeoffs for the suggested technologies. The measures for comparing different options are: Performance, Programmability and Power (P 3 ). More specifically we use the Performance to Power, or Operations to Energy ratio MOPS/Watt and Mbits/s/Watt to compare processors, FPGAs and ASICs. We compare the latest Digital Signal Processor (DSP) from Texas Instruments to Xilinx XC4000 series FPGAs. Many DSP-like applications perform very well on FPGAs. We show the benefits and limitations of FPGA technology for IDEA. 1. INTRODUCTION Present research explores the various tradeoffs in applying Field Programmable Gate Arrays (FPGAs), Digital Signal Processors (DSPs), and Application Specific Integrated Circuits (ASICs) to the design of th...	user correction - Legacy Corrections
YEAR	0	user correction - Legacy Corrections
VENUE	in Proceedings of International Conference on Acoustics, Speech, and Signal Processing	INFERENCE
VENUE TYPE	CONFERENCE	INFERENCE
PAGES	3045--3048	INFERENCE
VOLUME	5	INFERENCE
CITATIONS	12 found	ParsCit 1.0