ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of-Order Processors

ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of-Order Processors (1997)

Cached

Download Links

by Jeffrey Dean , James E. Hicks , Carl A. Waldspurger , William E. Weihl , George Chrysos

Citations:

118 - 2 self

Versions

Version History

Metadata Version 3

User correction supplied by SystemCorrections

Datum	Value	Source
TITLE	ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of-Order Processors	user correction - Legacy Corrections
AUTHOR NAME	Jeffrey Dean	user correction - Legacy Corrections
AUTHOR AFFIL	Digital Equipment Corporation	user correction - Legacy Corrections
AUTHOR NAME	James E. Hicks	user correction - Legacy Corrections
AUTHOR AFFIL	Digital Equipment Corporation	user correction - Legacy Corrections
AUTHOR NAME	Carl A. Waldspurger	user correction - Legacy Corrections
AUTHOR AFFIL	Digital Equipment Corporation	user correction - Legacy Corrections
AUTHOR NAME	William E. Weihl	user correction - Legacy Corrections
AUTHOR AFFIL	Digital Equipment Corporation	user correction - Legacy Corrections
AUTHOR NAME	George Chrysos	user correction - Legacy Corrections
AUTHOR AFFIL	Digital Equipment Corporation	user correction - Legacy Corrections
ABSTRACT	Profile data is valuable for identifying performance bottlenecks and guiding optimizations. Periodic sampling of a processor's performance monitoring hardware is an effective, unobtrusive way to obtain detailed profiles. Unfortunately, existing hardware simply counts events, such as cache misses and branch mispredictions, and cannot accurately attribute these events to instructions, especially on out-of-order machines. We propose an alternative approach, called ProfileMe, that samples instructions. As a sampled instruction moves through the processor pipeline, a detailed record of all interesting events and pipeline stage latencies is collected. ProfileMe also support paired sampling, which captures information about the interactions between concurrent instructions, revealing information about useful concurrency and the utilization of various pipeline stages while an instruction is in flight. We describe an inexpensive hardware implementation of ProfileMe, outline a variety of software...	user correction - Legacy Corrections
YEAR	1997	INFERENCE
VENUE TYPE	CONFERENCE	INFERENCE
PAGES	292--302	INFERENCE
CITATIONS	19 found	ParsCit 1.0