RouteBricks: Exploiting Parallelism to Scale Software Routers

RouteBricks: Exploiting Parallelism to Scale Software Routers (2009)

Cached

Download Links

by Mihai Dobrescu , Norbert Egi , Katerina Argyraki , Byung-gon Chun , Kevin Fall , Gianluca Iannaccone , Allan Knies , Maziar Manesh , Sylvia Ratnasamy

Venue:	In Proceedings of the 22nd ACM Symposium on Operating Systems Principles
Citations:	49 - 8 self

Versions

Version History

Metadata Version 1

Datum	Value	Source
TITLE	RouteBricks: Exploiting Parallelism to Scale Software Routers	INFERENCE
AUTHOR NAME	Mihai Dobrescu	SVM HeaderParse 0.2
AUTHOR AFFIL	1; EPFL; 2; Lancaster University; 3; Intel Research Labs	SVM HeaderParse 0.2
AUTHOR ADDR	Lausanne, Switzerland Lancaster, UK Berkeley, CA	SVM HeaderParse 0.2
AUTHOR NAME	Norbert Egi	SVM HeaderParse 0.2
AUTHOR AFFIL	1; EPFL; 2; Lancaster University; 3; Intel Research Labs	SVM HeaderParse 0.2
AUTHOR ADDR	Lausanne, Switzerland Lancaster, UK Berkeley, CA	SVM HeaderParse 0.2
AUTHOR NAME	Katerina Argyraki	SVM HeaderParse 0.2
AUTHOR AFFIL	1; EPFL; 2; Lancaster University; 3; Intel Research Labs	SVM HeaderParse 0.2
AUTHOR ADDR	Lausanne, Switzerland Lancaster, UK Berkeley, CA	SVM HeaderParse 0.2
AUTHOR NAME	Byung-gon Chun	SVM HeaderParse 0.2
AUTHOR AFFIL	1; EPFL; 2; Lancaster University; 3; Intel Research Labs	SVM HeaderParse 0.2
AUTHOR ADDR	Lausanne, Switzerland Lancaster, UK Berkeley, CA	SVM HeaderParse 0.2
AUTHOR NAME	Kevin Fall	SVM HeaderParse 0.2
AUTHOR AFFIL	1; EPFL; 2; Lancaster University; 3; Intel Research Labs	SVM HeaderParse 0.2
AUTHOR ADDR	Lausanne, Switzerland Lancaster, UK Berkeley, CA	SVM HeaderParse 0.2
AUTHOR NAME	Gianluca Iannaccone	SVM HeaderParse 0.2
AUTHOR AFFIL	1; EPFL; 2; Lancaster University; 3; Intel Research Labs	SVM HeaderParse 0.2
AUTHOR ADDR	Lausanne, Switzerland Lancaster, UK Berkeley, CA	SVM HeaderParse 0.2
AUTHOR NAME	Allan Knies	SVM HeaderParse 0.2
AUTHOR AFFIL	1; EPFL; 2; Lancaster University; 3; Intel Research Labs	SVM HeaderParse 0.2
AUTHOR ADDR	Lausanne, Switzerland Lancaster, UK Berkeley, CA	SVM HeaderParse 0.2
AUTHOR NAME	Maziar Manesh	SVM HeaderParse 0.2
AUTHOR AFFIL	1; EPFL; 2; Lancaster University; 3; Intel Research Labs	SVM HeaderParse 0.2
AUTHOR ADDR	Lausanne, Switzerland Lancaster, UK Berkeley, CA	SVM HeaderParse 0.2
AUTHOR NAME	Sylvia Ratnasamy	SVM HeaderParse 0.2
AUTHOR AFFIL	1; EPFL; 2; Lancaster University; 3; Intel Research Labs	SVM HeaderParse 0.2
AUTHOR ADDR	Lausanne, Switzerland Lancaster, UK Berkeley, CA	SVM HeaderParse 0.2
ABSTRACT	We revisit the problem of scaling software routers, motivated by recent advances in server technology that enable highspeed parallel processing—a feature router workloads appear ideally suited to exploit. We propose a software router architecture that parallelizes router functionality both across multiple servers and across multiple cores within a single server. By carefully exploiting parallelism at every opportunity, we demonstrate a 35Gbps parallel router prototype; this router capacity can be linearly scaled through the use of additional servers. Our prototype router is fully programmable using the familiar Click/Linux environment and is built entirely from off-the-shelf, general-purpose server hardware. 1	SVM HeaderParse 0.2
YEAR	2009	INFERENCE
VENUE	In Proceedings of the 22nd ACM Symposium on Operating Systems Principles	INFERENCE
VENUE TYPE	CONFERENCE	INFERENCE
CITATIONS	42 found	ParsCit 1.0