A new approach for massive parallel scan design

A new approach for massive parallel scan design (2005)

Cached

Download Links

[www.vtvt.ece.vt.edu]

by Woo Cheol Chung , Dong Sam Ha

Venue:	Proceedings of IEEE International Test Conference
Citations:	2 - 1 self

BibTeX

@INPROCEEDINGS{Chung05anew,
    author = {Woo Cheol Chung and Dong Sam Ha},
    title = {A new approach for massive parallel scan design},
    booktitle = {Proceedings of IEEE International Test Conference},
    year = {2005},
    pages = {497--506}
}

Bookmark

OpenURL

Abstract

This paper proposes a new signaling method for efficient scan design based on the dual use of on-chip power lines. The proposed signaling scheme intends to increase the channel capacity for the multiple parallel scan design, and we suggest adoption of the UWB (Ultra Wideband) and direct sequence- code division multiple access (DS-CDMA) communication technologies. Because of the wide bandwidth, a UWB signal can reduce its average power level practically to the noise level. The DS-CDMA further mitigates the noise and allows multiple scan inputs to share the inter-connected power lines. We studied the feasibility of the proposed scheme through SPICE simulations and present the simulation results for a power distribution networks consisting of two metal layers. 1.

Citations

282	Digital Systems Testing and Testable Design - Abramovici, Breuer, et al. - 1994
194	The design of CMOS radio-frequency integrated circuits, 2nd ed - Lee - 2004
179	Ultra-Wide Bandwidth Time-hopping Spread Spectrum Impulse Radio for Wireless Multiple-access Communications - Win, Scholtz
105	Wireless Communications: Principles and Practice; 2 ed - Rappaport - 2002
67	CMOS VLSI Design: A Circuits and Systems Perspective, Third Edition - Weste, Harris - 2004
66	Approximation of Wiring Delay in MOSFET LSI - Sakurai - 1983
39	Interconnect and circuit modeling techniques for full-chip power supply noise analysis - Chen, Neely - 1998
37	Embedded Deterministic Test - Rajski, Tyszer, et al. - 2004
17	Delta-I Noise Specification for a High-Performance Computing - Katopis - 1985
17	Circuits, Interconnections, and Packaging for VLSI, AddisonWesley Pub - Bakoglu - 1990
14	Introduction to Ultra Wideband Communication Systems. Englewood Cliffs - Reed - 2005
11	On-Chip Inductance in High Speed Integrated Circuits - Ismail, Friedman - 2001
9	Optimal configuring of multiple scan chains - Narayanan, Gupta, et al. - 1993
6	Simultaneous switching noise and power plane bounce for CMOS technology - Smith - 1999
6	Monolithic expandable 6 bit 20 MHz CMOS/SOS A/D converter - Dingwall - 1979
5	A solution to remote detection of illegal electricity usage via power line communications - Cavdar - 2004
4	Editors, Microelectronics Packaging Handbook - Tummala, Rymaszewski, et al. - 1989
4	Pulson second generation timing chip: Enabling uwb through precise timing - Kelley, Reinhardt, et al. - 2002
4	Properties of interconnection on silicon, sapphire, and semi-insulating gallium arsenide substrates. IEEETransactionson Electron Devices, ED-31:639--644 - Yuan, Lin, et al. - 1982
3	Designing multiple scan chains for systems-on-chip - Quasem, Gupta - 2003
3	Dual use of power lines for data communications in a system-on-chip environment - Chung, Ha, et al. - 2005
3	An investigation of delta-I noise on integrated circuits - Djordjevic, Sarkar - 1993
3	Measurement, Modeling, and Simulation of FlipChip CMOS ASIC Simultaneous Switching Noise on a Multilayer Ceramic BGA - Libous, O’Connor - 1997
2	On reducing test volume and test application time for multiple scan chain designs - Tang, Reddy, et al. - 2003
2	The efficient multiple scan chain architecture reducing power dissipation and test time - Lee, Hur, et al. - 2004
2	Application of ABand LV power line standards for remote metering at populous residential buildings - Chan, Lim - 2002
2	Distribution: from Transistors to Pins, Computer Engineering Seminar (Invited Talk - Mak, Power - 2005
2	A simulation study of simultaneous switching noise - Chen, Zhao, et al. - 2001
2	Delta-I modeling approximation for single chip module - Katopis, Singh, et al. - 1996
1	test engineer with Intel), personal communications - Mak
1	Guest Editorial - Broadband is power: Internet access through the power line network - Galli, Scaglione, et al. - 2003
1	On the Performance of Bi-Phase Modulated - Chung, Ha - 2003
1	Editor), Area array package design – Techniques in high-density electronics, McGrawHill Engineering Reference - Gilleo - 2004